|
|
Número de pieza | CP2102-9 | |
Descripción | SINGLE-CHIP USB TO UART BRIDGE | |
Fabricantes | Silicon Laboratories | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de CP2102-9 (archivo pdf) en la parte inferior de esta página. Total 26 Páginas | ||
No Preview Available ! CP2102/9
SINGLE-CHIP USB TO UART BRIDGE
Single-Chip USB to UART Data Transfer
- Integrated USB transceiver; no external resistors
required
- Integrated clock; no external crystal required
- Internal 1024-byte programmable ROM for vendor ID,
product ID, serial number, power descriptor, release
number, and product description strings
- EEPROM (CP2102)
- EPROM (One-time programmable) (CP2109)
- On-chip power-on reset circuit
- On-chip voltage regulator
- 3.3 V output (CP2102)
- 3.45 V output (CP2109)
- 100% pin and software compatible with CP2101
USB Function Controller
- USB Specification 2.0 compliant; full-speed (12 Mbps)
- USB suspend states supported via SUSPEND pins
Asynchronous Serial Data BUS (UART)
- All handshaking and modem interface signals
- Data formats supported:
- Data bits: 5, 6, 7, and 8
- Stop bits: 1, 1.5, and 2
- Parity: odd, even, mark, space, no parity
- Baud rates: 300 bps to 1 Mbps
- 576 Byte receive buffer; 640 byte transmit buffer
- Hardware or X-On/X-Off handshaking supported
- Event character support
- Line break transmission
Virtual COM Port Device Drivers
- Works with existing COM port PC Applications
- Royalty-free distribution license
- Windows 8/7/Vista/Server 2003/XP/2000
- Mac OS-X/OS-9
- Linux
USBXpress™ Direct Driver Support
- Royalty-Free Distribution License
- Windows 7/Vista/XP/Server 2003/2000
- Windows CE
Example Applications
- Upgrade of RS-232 legacy devices to USB
- Cellular phone USB interface cable
- USB interface cable
- USB to RS-232 serial adapter
Supply Voltage
- Self-powered: 3.0 to 3.6 V
- USB bus powered: 4.0 to 5.25 V
Package
- RoHS-compliant 28-pin QFN (5x5 mm)
Ordering Part Numbers
- CP2102-GM
- CP2109-A01-GM
Temperature Range: –40 to +85 °C
USB
CONNECTOR
VBUS 1
D- 2
D+ 3
GND 4
7 REGIN
6 VDD
3 GND
8 VBUS
IN
Voltage
Regulator
OUT
CP2102/9
3.3 – 3.45 V
48 MHz
Oscillator
5 D-
4 D+
D1 D2 D3
18 VPP
USB
Transceiver
USB Function
Controller
1024B
PROM
640B 576B
TX RX
Buffer Buffer
UART
*CP2109 only
Figure 1. Example System Diagram
VDD
RST
9
(to external
SUSPEND
12
circuitry for
USB
SUSPEND 11 suspend
states)
RI 2
DCD
1
External
RS-232
DTR
28 transceiver
or UART
DSR 27 circuitry
TXD 26
RXD
25
RTS 24
CTS 23
Rev. 1.6 12/13
Copyright © 2013 by Silicon Laboratories
CP2102/9
1 page CP2102/9
2. Ordering Information
Table 1. Product Selection Guide
Ordering Part
Number
Internal EEPROM EPROM
Programmable
ROM (Byte)
CP2102-GM*
1024
Y
CP2109-A01-GM*
1024
N
*Note: Pin compatible with the CP2101-GM.
N
Y
Calibrated
Internal
48 MHz
Oscillator
Y
Y
Supply Lead-free Package
Voltage
(RoHS-
Regulator Compliant)
Y Y QFN28
Y Y QFN28
Rev. 1.6
5
5 Page CP2102/9
4. Pinout and Package Definitions
Table 9. CP2102/9 Pin Definitions
Name
VDD
Pin #
6
Type
Description
Power In 3.0–3.6 V Power Supply Voltage Input.
GND
RST
REGIN
VBUS
NC1 /
Power Out 3.3 V Voltage Regulator Output.
See "10. Voltage Regulator" on page 19.
3 Ground
9 D I/O Device Reset. Open-drain output of internal POR or VDD monitor. An
external source can initiate a system reset by driving this pin low for
at least 15 µs.
7 Power In 5 V Regulator Input. This pin is the input to the on-chip voltage regu-
lator.
8 D In VBUS Sense Input. This pin should be connected to the VBUS signal
of a USB network. A 5 V signal on this pin indicates a USB network
connection.
This pin should be left unconnected or tied to VDD. This pin is unused
on the CP2102 and may be connected to the Vpp programming
18 capacitor to maintain board compatibility with the CP2109.
VPP2
D+
A Power VPP Programming Supply Voltage
4 D I/O USB D+
D– 5 D I/O USB D–
TXD
26 D Out Asynchronous data output (UART Transmit)
RXD
25 D In Asynchronous data input (UART Receive)
CTS
RTS
DSR
DTR
233 D In Clear To Send control input (active low)
243 D Out Ready to Send control output (active low)
273 D in Data Set Ready control input (active low)
283 D Out Data Terminal Ready control output (active low)
DCD
RI
SUSPEND
13
23
123
D In
D In
D Out
Data Carrier Detect control input (active low)
Ring Indicator control input (active low)
This pin is driven high when the CP2102/9 enters the USB suspend
state.
SUSPEND
113
D Out
This pin is driven low when the CP2102/9 enters the USB suspend
state.
NC 10, 13–22
These pins should be left unconnected or tied to VDD.
Notes:
1. For CP2102, pin is no connect (NC).
2. For CP2109, pin is VPP. VPP can be left unconnected when not used for in-application programming.
3. Pins can be left unconnected when not used.
Rev. 1.6
11
11 Page |
Páginas | Total 26 Páginas | |
PDF Descargar | [ Datasheet CP2102-9.PDF ] |
Número de pieza | Descripción | Fabricantes |
CP2102-9 | SINGLE-CHIP USB TO UART BRIDGE | Silicon Laboratories |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |