DataSheet.es    


PDF A63L93361 Data sheet ( Hoja de datos )

Número de pieza A63L93361
Descripción 512K x 36 Bit Synchronous High Speed SRAM
Fabricantes AMIC Technology 
Logotipo AMIC Technology Logotipo



Hay una vista previa y un enlace de descarga de A63L93361 (archivo pdf) en la parte inferior de esta página.


Total 16 Páginas

No Preview Available ! A63L93361 Hoja de datos, Descripción, Manual

A63L93361
Preliminary
512K X 36 Bit Synchronous High Speed SRAM
with Burst Counter and Flow-through Data Output
Document Title
512K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-
through Data Output
Revision History
Rev. No. History
0.0 Initial issue
Issue Date
July 5, 2006
Remark
Preliminary
PRELIMINARY (July, 2006, Version 0.0)
AMIC Technology, Corp.

1 page




A63L93361 pdf
A63L93361
Pin Description
Pin No.
Symbol
32 – 37 , 42 - 50, 81, 82,
99, 100
A0 - A18
89 CLK
87, 93 - 96
BWE , BW1 - BW4
88 GW
86 OE
92, 97, 98
CE2 ,CE2, CE
83 ADV
84 ADSP
85 ADSC
31 MODE
64 ZZ
1,2, 3, 6 - 9, 12, 13, 18,
19, 22 - 25, 28, 29,30,51,
52, 53,
56 - 59, 62, 63, 68, 69, 72
- 75, 78, 79,80
1, 14, 16, 30, 38, 39, 42,
43, 51, 66, 80
15, 41, 65, 91
17, 40, 67, 90
4, 11, 20, 27,
54, 61, 70, 77
5, 10, 21, 26,
55, 60, 71, 76
I/O1- I/O36
NC
VCC
GND
VCCQ
GNDQ
Address Inputs
Description
Clock
Byte Write Enables
Global Write
Output Enable
Chip Enables
Burst Address Advance
Processor Address Status
Controller Address Status
Burst Mode: HIGH or NC (Interleaved burst)
LOW (Linear burst)
Asynchronous Power-Down (Snooze): HIGH (Sleep)
LOW or NC (Wake up)
Data Inputs/Outputs
No Connection
Power Supply
Ground
Isolated Output Buffer Supply
Isolated Output Buffer Ground
PRELIMINARY (July, 2006, Version 0.0)
4
AMIC Technology, Corp.

5 Page





A63L93361 arduino
A63L93361
Notes:
1. All voltages refer to GND.
2. Overshoot: VIH +2V for t tKC/2.
Undershoot: VIL -0.7V for t tKC/2.
Power-up: VIH +2 and VCC 1.7V
for t 200ms
3. ICC1 is given with no output current. ICC1 increases with greater output loading and faster cycle times.
4. Test conditions assume the output loading shown in Figure 1, unless otherwise specified.
5. For output loading, CL = 5pF, as shown in Figure 2. Transition is measured ±150mV from steady state voltage.
6. At any given temperature and voltage condition, tKQHZ is less than tKQLZ and tOEHZ is less than tQELZ.
7. A WRITE cycle is defined by at least one Byte Write enable LOW and ADSP HIGH for the required setup and hold
times. A READ cycle is defined by all byte write enables HIGH and ( ADSC or ADV LOW) or ADSP LOW for the
required setup and hold times.
8. OE has no effect when a Byte Write enable is sampled LOW.
9. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK
when either ADSP or ADSC is LOW and the chip is enabled. All other synchronous inputs must meet the setup and
hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be
valid at each rising edge of CLK when either ADSP or ADSC is LOW to remain enabled.
10. The load used for VOH, VOL testing is shown in Figure 2. AC load current is higher than the given DC values.
AC I/O curves are available upon request.
11. "Device Deselected" means device is in POWER-DOWN mode, as defined in the truth table. "Device Selected" means
device is active (not in POWER-DOWN mode).
12. MODE pin has an internal pulled-up, and ZZ pin has an internal pulled-down. All of then exhibit an input leakage
current of 10µA.
13. Snooze (ZZ) input is recommended that users plan for four clock cycles to go into SLEEP mode and four clocks to
emerge from SLEEP mode to ensure no data is lost.
PRELIMINARY (July, 2006, Version 0.0)
10
AMIC Technology, Corp.

11 Page







PáginasTotal 16 Páginas
PDF Descargar[ Datasheet A63L93361.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
A63L93361512K x 36 Bit Synchronous High Speed SRAMAMIC Technology
AMIC Technology

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar