DataSheet.es    


PDF TC58NVG2S0HTAI0 Data sheet ( Hoja de datos )

Número de pieza TC58NVG2S0HTAI0
Descripción 4 GBIT (512M x 8 BIT) CMOS NAND E2PROM
Fabricantes Toshiba 
Logotipo Toshiba Logotipo



Hay una vista previa y un enlace de descarga de TC58NVG2S0HTAI0 (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! TC58NVG2S0HTAI0 Hoja de datos, Descripción, Manual

TC58NVG2S0HTAI0
TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
4 GBIT (512M × 8 BIT) CMOS NAND E2PROM
DESCRIPTION
The TC58NVG2S0HTAI0 is a single 3.3V 4 Gbit (4,563,402,752 bits) NAND Electrically Erasable and
Programmable Read-Only Memory (NAND E2PROM) organized as (4096 + 256) bytes × 64 pages × 2048blocks.
The device has two 4352-byte static registers which allow program and read data to be transferred between the
register and the memory cell array in 4352-byte increments. The Erase operation is implemented in a single block
unit (256 Kbytes + 16 Kbytes: 4352 bytes × 64 pages).
The TC58NVG2S0HTAI0 is a serial-type memory device which utilizes the I/O pins for both address and data
input/output as well as for command inputs. The Erase and Program operations are automatically executed making
the device most suitable for applications such as solid-state file storage, voice recording, image file memory for still
cameras and other systems which require high-density non-volatile memory data storage.
FEATURES
Organization
Memory cell array
Register
Page size
Block size
x8
4352 × 128K × 8
4352 × 8
4352 bytes
(256K + 16K) bytes
Modes
Read, Reset, Auto Page Program, Auto Block Erase, Status Read, Page Copy,
Multi Page Program, Multi Block Erase, Multi Page Copy, Multi Page Read
Mode control
Serial input/output
Command control
Number of valid blocks
Min 2008 blocks
Max 2048 blocks
Power supply
VCC = 2.7V to 3.6V
Access time
Cell array to register 25 µs max
Serial Read Cycle
25 ns min (CL=50pF)
Program/Erase time
Auto Page Program
Auto Block Erase
300 µs/page typ.
2.5 ms/block typ.
Operating current
Read (25 ns cycle)
Program (avg.)
Erase (avg.)
Standby
30 mA max.
30 mA max
30 mA max
50 µA max
Package
TSOP I 48-P-1220-0.50 (Weight: 0.53 g typ.)
8 bit ECC for each 512Byte is required.
1 2013-07-05C

1 page




TC58NVG2S0HTAI0 pdf
TC58NVG2S0HTAI0
AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS
(Ta = -40 to 85 , VCC = 2.7 to 3.6V)
SYMBOL
PARAMETER
tCLS
tCLH
tCS
tCH
tWP
tALS
tALH
tDS
tDH
tWC
tWH
tWW
tRR
tRW
tRP
tRC
tREA
tCEA
tCLR
tAR
tRHOH
tRLOH
tRHZ
tCHZ
tCSD
tREH
tIR
tRHW
tWHC
tWHR
tR
CLE Setup Time
CLE Hold Time
CE Setup Time
CE Hold Time
Write Pulse Width
ALE Setup Time
ALE Hold Time
Data Setup Time
Data Hold Time
Write Cycle Time
WE High Hold Time
WP High to WE Low
Ready to RE Falling Edge
Ready to WE Falling Edge
Read Pulse Width
Read Cycle Time
RE Access Time
CE Access Time
CLE Low to RE Low
ALE Low to RE Low
RE High to Output Hold Time
RE Low to Output Hold Time
RE High to Output High Impedance
CE High to Output High Impedance
CE High to ALE or CLE Don’t Care
RE High Hold Time
Output-High-impedance-to- RE Falling Edge
RE High to WE Low
WE High to CE Low
WE High to RE Low
Memory Cell Array to Starting Address
tDCBSYR1
Data Cache Busy in Read Cache (following 31h and
3Fh)
MIN
12
5
20
5
12
12
5
12
5
25
10
100
20
20
12
25
10
10
25
5
0
10
0
30
30
60
MAX
20
25
60
20
25
25
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
µs
tDCBSYR2
Data Cache Busy in Page Copy (following 3Ah)
tWB WE High to Busy
tRST
Device Reset Time (Ready/Read/Program/Erase)
*1: tCLS and tALS can not be shorter than tWP
*2: tCS should be longer than tWP + 8ns.
5
30 µs
100 ns
5/5/10/500
µs
2013-07-05C

5 Page





TC58NVG2S0HTAI0 arduino
Read Cycle with Data Cache Timing Diagram (1/2)
TC58NVG2S0HTAI0
CLE
CE
tCLS tCLH
tCH
tCS
tWC
WE
tALH tALS
tCLS tCLH
tCH
tCS
tCLR
tCLS tCLH
tCH
tCS
tALH tALS
tRW tCEA
tCLR
tCLS tCLH
tCH
tCS
tCEA
ALE
RE
I/O
RY / BY
tDS tDH
00h
tDS tDH tDS tDH tDS tDH tDS tDH tDS tDH
CA0
to 7
CA8
to 12
Column address
N*
PA0 PA8 PA16
to 7 to 15
Page address
M
tR
tWB
tDS tDH
30h
tDCBSYR1
tRC
tDCBSYR1
tWB
tDS tDH
31h
tRR tREA
DOUT DOUT
01
tWB
tDS tDH
DOUT
31h
Page address M
Col. Add. 0
tRR tREA
DOUT
0
Page address
M+1
Col. Add. 0
* The column address will be reset to 0 by the 31h command input.
1
Continues to 1 of next page
11 2013-07-05C

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet TC58NVG2S0HTAI0.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
TC58NVG2S0HTAI04 GBIT (512M x 8 BIT) CMOS NAND E2PROMToshiba
Toshiba

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar