DataSheet.es    


PDF TC74ACT74FT Data sheet ( Hoja de datos )

Número de pieza TC74ACT74FT
Descripción DUAL D - TYPE FLIP FLOP WITH PRESET AND CLEAR
Fabricantes Toshiba Semiconductor 
Logotipo Toshiba Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de TC74ACT74FT (archivo pdf) en la parte inferior de esta página.


Total 10 Páginas

No Preview Available ! TC74ACT74FT Hoja de datos, Descripción, Manual

TC74ACT74P/F/FN/FT
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic
TC74ACT74P,TC74ACT74F,TC74ACT74FN,TC74ACT74FT
Dual D-Type Flip Flop with Preset and Clear
The TC74ACT74 is an advanced high speed CMOS D-FLIP
FLOP fabricated with silicon gate and double-layer metal wiring
C2MOS technology.
It achieves the high speed operation similar to equivalent
Bipolar Schottky TTL while maintaining the CMOS low power
dissipation.
This device may be used as a level converter for interfacing
TTL or NMOS to High Speed CMOS. The inputs are compatible
with TTL, NMOS and CMOS output voltage levels.
The signal level applied to the D INPUT is transferred to Q
OUTPUT during the positive going transition of the CK pulse.
CLR and PR are independent of the CK and are
accomplished by setting the appropriate input to an “L” level.
All inputs are equipped with protection circuits against static
discharge or transient excess voltage.
Features
High speed: fmax = 180 MHz (typ.) at VCC = 5 V
Low power dissipation: ICC = 4 μA (max) at Ta = 25°C
Compatible with TTL outputs: VIL = 0.8 V (max)
VIH = 2.0 V (min)
Symmetrical output impedance: |IOH| = IOL = 24 mA (min)
Capability of driving 50 Ω
transmission lines.
Balanced propagation delays: tpLH ∼− tpHL
Pin and function compatible with 74F74
Note: xxxFN (JEDEC SOP) is not available in
Japan.
TC74ACT74P
TC74ACT74F
TC74ACT74FN
TC74ACT74FT
Weight
DIP14-P-300-2.54
SOP14-P-300-1.27A
SOL14-P-150-1.27
TSSOP14-P-0044-0.65A
: 0.96 g (typ.)
: 0.18 g (typ.)
: 0.12 g (typ.)
: 0.06 g (typ.)
1 2007-10-01

1 page




TC74ACT74FT pdf
TC74ACT74P/F/FN/FT
AC Characteristics (CL = 50 pF, RL = 500 , input: tr = tf = 3 ns)
Characteristics
Propagation delay
time
(CK-Q, Q )
Propagation delay
time
( CLR , PR -Q, Q )
Maximum clock
frequency
Input capacitance
Power dissipation
capacitance
Symbol
tpLH
tpHL
tpLH
tpHL
fmax
CIN
CPD
Test Condition
VCC (V)
Ta = 25°C
Min Typ. Max
5.0 ± 0.5
6.1 9.2
5.0 ± 0.5
6.5 10.1
5.0 ± 0.5 95 160
5 10
(Note) 35
Ta =
40 to 85°C
Min Max
Unit
1.0 10.5 ns
1.0 11.5 ns
95 MHz
10 pF
― ― pF
Note:
CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating
current consumption without load.
Average operating current can be obtained by the equation:
ICC (opr) = CPD·VCC·fIN + ICC/2 (per F/F)
5 2007-10-01

5 Page










PáginasTotal 10 Páginas
PDF Descargar[ Datasheet TC74ACT74FT.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
TC74ACT74FDUAL D - TYPE FLIP FLOP WITH PRESET AND CLEARToshiba Semiconductor
Toshiba Semiconductor
TC74ACT74FNDUAL D - TYPE FLIP FLOP WITH PRESET AND CLEARToshiba Semiconductor
Toshiba Semiconductor
TC74ACT74FTDUAL D - TYPE FLIP FLOP WITH PRESET AND CLEARToshiba Semiconductor
Toshiba Semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar