DataSheet.es    


PDF RDA5830 Data sheet ( Hoja de datos )

Número de pieza RDA5830
Descripción SINGLE-CHIP BROADCAST FM/AM/LW/SW RECEIVER
Fabricantes RDA 
Logotipo RDA Logotipo



Hay una vista previa y un enlace de descarga de RDA5830 (archivo pdf) en la parte inferior de esta página.


Total 26 Páginas

No Preview Available ! RDA5830 Hoja de datos, Descripción, Manual

RDA5830/1
SINGLE-CHIP BROADCAST FM/AM/LW/SW RECEIVER Rev.2.0Mar..2009
1 General Description
The RDA5830/1 is a single-chip broadcast
FM/AM/LW/SW (LW/SW only for RDA5830)
receiver with fully integrated synthesizer, IF
selectivity and MPX decoder. The chip uses the
CMOS process, support multi-interface and
require the least external component. The
package size is 4X4mm and is completely
adjustment-free. All these make it very suitable for
portable devices.
The RDA5830/1 has a powerful low-IF digital
audio processor, this make it have optimum sound
quality with varying reception conditions.
The RDA5830/1 use auto frequency calibration,
this make it have perfectly performance and
agility.
Figure 1-1. RDA5830/1 Top View
The RDA5830/1 support world band FM/AM RDA5831 alos suppory LW/SWfrequency band receive,
support weather band and also support RDS/RBDS receive .
The RDA5830/1 directly support wide power supply range (1.8V~5V).
1.1 Features
l CMOS single-chip fully-integrated FM/AM receiver
l Low power consumption
Ø Total current consumption lower than 20mA at
FM mode and 23mA at AM mode
l Support worldwide and campus frequency band
Ø 500-2000 KHz AM band
Ø 65-220 MHz FM band
Ø 150-500KHz LW band (RDA5831 only)
Ø 2-30MHz SW band (RDA5831 only)
Ø Weather band
l Digital low-IF tuner
Ø Image-reject down-converter
Ø High performance A/D converter
Ø IF selectivity performed internally
l Fully integrated digital frequency synthesizer
Ø Fully integrated on-chip RF and IF VCO
Ø Fully integrated on-chip loop filter
l Autonomous search tuning
l Support RDS/RBDS receive
l Support SNR FM searching
l Include 4K memory
l Support 32.768KHz crystal oscillator
l Digital auto gain control (AGC)
l Digital adaptive noise cancellation
Ø Mono/stereo switch
Ø Soft mute
Ø High cut
l Programmable de-emphasis (50/75 µs)
Copyright © RDA Microelectronics Inc. 2006. All rights are reserved.
The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in
part without prior written permission of RDA.

1 page




RDA5830 pdf
RDA Microelectronics, Inc.
V2.0
3.4 Synthesizer
The frequency synthesizer
(including
synthesizer and VCO ) generates the local
oscillator signal which divide to quadrature, then
be used to downconvert the RF input to a
constant low intermediate frequency (IF). The
synthesizer reference clock is 32.768 KHz.
The synthesizer1 frequency is defined by bits
CHAN[9:0] with the range from 65MHz to 115MHz
in FM mode and 500K to 1710KHz in AM mode.
3.5 Power Supply
The RDA5830/1 integrated one LDO which
supplies power to the chip and a DC-DC which
support lower power supply. The external supply
voltage range is 1.8-5.5 V when dont use
integrated DC-DC. The DC-DC have auto
wake-up function when supply voltage lower than
2V, and output constant 2V voltage.
3.6 RESET
The RDA5830/1 is RESET itself When VIO is
Power up. And also support soft reset by trigger
02H BIT1 from 0 to 1.
3.7 Control Interface
The RDA5830/1 only supports I2C control
interface. User could select either of them to
program the chip.
The I2C interface is compliant to I2C Bus
Specification 2.1. It includes two pins: SCLK and
SDIO. A I2C interface transfer begins with START
condition, a command byte and data bytes, each
RDA5830/1 FM/AM/LW/SW Receiver
byte has a followed ACK (or NACK) bit, and ends
with STOP condition. The command byte includes
a 7-bit chip address (0010001b) and a R/W bit.
The ACK (or NACK) is always sent out by receiver.
When in write transfer, data bytes is written out
from MCU, and when in read transfer, data bytes
is read out from RDA5830/1.
Details refer to RDA5830/1 Programming Guide.
3.8 I2S Audio Data Interface
The RDA5830/1 supports I2S (Inter_IC Sound Bus)
audio interface. The interface is fully compliant
with I2S bus specification. When setting I2SEN bit
high, RDA5830/1 will output SCK, WS, SD signals
from GPIO3, GPIO1, GPIO2 as I2S master and
transmitter, the sample rate is 42Kbps.
3.9 GPIO Outputs
The RDA5830/1 has three GPIOs. The function of
GPIOs could programmed with bits GPIO1[1:0],
GPIO2[1:0], GPIO3[1:0] and I2SEN.
If I2SEN is set to low, GPIO pins could be
programmed to output low or high or high-Z, or be
programmed to output interrupt and stereo
indicator with bits GPIO1[1:0], GPIO2[1:0],
GPIO3[1:0]. GPIO2 could be programmed to
output a low interrupt (interrupt will be generated
only with interrupt enable bit STCIEN is set to high)
when seek/tune process completes. GPIO3 could
be programmed to output stereo indicator bit ST.
Constant low, high or high-Z functionality is
available regardless of the state of VDD supplies
or the ENABLE bit.
The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in
part without prior written permission of RDA.
Page 4 of 26

5 Page





RDA5830 arduino
RDA Microelectronics, Inc.
V2.0
REG BITS
NAME
1 SOFT_RESET
0 ENABLE
03H 15:8 FM_CHAN[9:0]
4 TUNE
3:2 BAND[1:0]
1:0 SPACE[1:0]
04H 15 RDSIEN
14 STCIEN
RDA5830/1 FM/AM/LW/SW Receiver
FUNCTION
Soft reset.
If 0, not reset;
If 1, reset.
Power Up Enable.
0 = Disabled; 1 = Enabled
FM_Band Channel Select.
BAND = 0
Frequency =
Channel Spacing (kHz) x
CHAN+ 87.5 MHz
BAND = 1
Frequency =
Channel Spacing (kHz) x
CHAN + 76.0 MHz
CHAN is updated after a seek
operation.
Tune
0 = Disable
1 = Enable
The tune operation begins
when the TUNE bit is set high.
The STC bit is set high when
the tune operation completes.
The tune bit is reset to low
automatically when the tune
operation completes..
Band Select.
00 = 87.0108 MHz
(US/Europe)
01 = 7691 MHz (Japan)
10 = 76108 MHz (Japan
wide)
Channel Spacing.
00 = 100 kHz
01 = 200 kHz
10 = 50kHz
RDS Interrupt Enable
0 = Disable Interrupt(Default)
1 = Enable Interrupt
Setting RDSIEN = 1 and
GPIO2[1:0] = 01 will generate a
low pulse int on GPIO2 when the
RDSR 0Ah[15] bit is set.
Seek/Tune Complete Interrupt
Enable.
0 = Disable Interrupt
DEFAULT
0
0
0x00
0
00
00
0
0
The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in
part without prior written permission of RDA.
Page 10 of 26

11 Page







PáginasTotal 26 Páginas
PDF Descargar[ Datasheet RDA5830.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
RDA5830SINGLE-CHIP BROADCAST FM/AM/LW/SW RECEIVERRDA
RDA
RDA5831SINGLE-CHIP BROADCAST FM/AM/LW/SW RECEIVERRDA
RDA

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar