|
|
PDF QD15XL02 Data sheet ( Hoja de datos )
| Número de pieza | QD15XL02 | |
| Descripción | TFT LCD Module | |
| Fabricantes | Quanta | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de QD15XL02 (archivo pdf) en la parte inferior de esta página. Total 20 Páginas | ||
|
No Preview Available !
Prepared by: Date
11/06/2003
Quanta Display Inc.
SPECIFICATION
Doc No. QD15XL02
Doc. REV. :02
Issue Date:01/05/2004
Page: 22 pages
( Include cover page)
Specification for
TFT LCD Module
Model No.
QD15XL02 Rev. 02
Customer’s Approval
Date
By
Approved
By
1 page  
4. Input Terminals
4-1. TFT-LCD panel driving
CN1 ( 1 channel, LVDS signals – NSC/Ti standard and +3.3V DC power supply)
Using connector: DF19K-20P-1H (Hirose)
Interface Cable Pin Assignments
PIN NO . SYMBOL
FUNCTION
1 VDD
Power Supply, 3.3 V (typical)
2 VDD
Power Supply, 3.3 V (typical)
3 GND
Ground
4 GND
Ground
5 RxIN0-
LVDS Receiver IN0- Signal
6 RxIN0+
LVDS Receiver IN0+ Signal
7 GND
Ground
8 RxIN1-
LVDS Receiver IN1- Signal
9 RxIN1+
LVDS Receiver IN1+ Signal
10 GND
Ground
11 RxIN2-
LVDS Receiver IN2- Signal
12 RxIN2+
LVDS Receiver IN2+ Signal
13 GND
Ground
14 RxCLKIN-
LVDS CLOCK - Signal
15 RxCLKIN+
LVDS CLOCK + Signal
16 GND
Ground
17 NC
18 NC
19 NC
20 GND
Ground
Note 1 Relation between LVDS signals and actual data shows below section (4-2).
Note 2 The shielding case is connected with signal GND.
Note 3 Let Pin 17,18,19 NC if not used.
5 Page 
module should be operated in the same condition as it is installed in your instrument.
7. Timing characteristics of LCD module input signals
7-1. Timing characteristics
(This is specified at digital outputs of LVDS driver.)
Data
ENAB
Sync
Vertical
Item symbol
Vsync cycle (TVA)
Blanking period(TVB)
Sync pulse width (TVC)
Back porch (TVD)
Sync pulse width + Back porch
(TVC+TVD)
Active display area (TVE)
Front porch (TVF)
Min.
803
35
2
0
2
768
0
Typ.
16.667
806
38
6
29
35
768
3
Max.
967
99
32
-
768
Unit Remark
ms Negative
line
line
line
line
line
line
line
(Horizontal)
Item symbol
Min.
Typ.
Max. Unit Remark
Hsync cycle (THA)
Blanking period (THB)
Sync pulse width (THC)
Back porch (THD)
Sync pulse width + Back
porch (THC +THD)
Active display area (THE)
Front porch (THF)
1320
296
8
0
8
1024
0
20.677
1344
320
136
160
296
1024
24
1600
576
-
-
-
s
clock
clock
clock
clock
clock
Negative
1024
clock
clock
Clock
Item
Min.
Typ.
Max. Unit Remark
Frequency
40 65.0 80 MHz Note1
Note) In case of lower frequency, the deterioration of display quality, flicker etc., may occur.
11 Page | ||
| Páginas | Total 20 Páginas | |
| PDF Descargar | [ Datasheet QD15XL02.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| QD15XL02 | TFT LCD Module | Quanta |
| QD15XL04 | TFT LCD Module | Quanta |
| QD15XL06 | TFT LCD Module | Quanta |
| QD15XL09 | TFT LCD Module | Quanta |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |