|
|
PDF LD6915 Data sheet ( Hoja de datos )
| Número de pieza | LD6915 | |
| Descripción | Dual low-dropout regulators | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de LD6915 (archivo pdf) en la parte inferior de esta página. Total 25 Páginas | ||
|
No Preview Available !
LD6915 series
Dual low-dropout regulators, low noise, 150 mA
Rev. 1 — 8 July 2013
Objective data sheet
1. Product profile
1.1 General description
The LD6915 series consists of small-size dual Low DropOut regulators (LDO). Each
device delivers two times 150 mA with a typical voltage drop of 120 mV at 150 mA for
each LDO. The system offers two individual fixed nominal output voltages (VO(nom)) from
1.2 V to 3.6 V with high Power Supply Rejection Ratio (PSRR) of 80 dB.
The LDO has an integrated Soft start to control the inrush current during start-up. The
output mode, when disabled, can be high-ohmic 3-state or auto discharge. Optionally a
delayed output circuit is available for the second output. The devices are available in
DFN1212-6 (SOT1229) package with a maximum height of 0.4 mm.
1.2 Features and benefits
Extremely low standby current in shutdown mode ( 0.1 A)
Low quiescent current
Fast turn-on time
Safety features (temperature watchdog, current limiter and foldback circuit)
Delayed output circuit for second LDO (optional)
High PSRR
Auto discharge or high-ohmic mode for output when disabled
DFN1212-6 (SOT1229) with 0.4 mm pitch and package size of 1.2 1.2 0.4 mm
Pb-free, Restriction of Hazardous Substances (RoHS) compliant, free of halogen and
antimony (Dark Green compliant)
1.3 Applications
Smartphones
Mobile handsets
Digital still cameras
Tablet PCs
Mobile internet devices
Portable media players
1.4 Quick reference data
IO = 150 mA for each LDO
PSRR = 80 dB at 1 kHz
RMS noise Vn(o)RMS = 60 V
at 10 Hz to 100 kHz
tstartup(reg) = 150 s
VI = 1.75 V to 5.5 V
VO = 1.2 V to 3.6 V (fixed value)
Dropout voltage Vdo = 120 mV
at IO = 150 mA for each LDO
Quiescent current Iq = 2 35 A at
IO = 0 mA
1 page  
NXP Semiconductors
LD6915 series
Dual low-dropout regulators, low noise, 150 mA
5. Limiting values
Table 7. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to
GND (ground = 0 V).
Symbol Parameter
Conditions
Min Max Unit
Pin IN, EN1 and EN2
VI input voltage
VEN voltage on pin EN
Pin OUT1 and OUT2
4 ms transient
4 ms transient
0.5 +6.0 V
0.5 +6.0 V
VO output voltage
Per device
4 ms transient
0.5 +6.0 V
Ptot
Tstg
Tj
Tamb
VESD
total power dissipation
storage temperature
junction temperature
ambient temperature
electrostatic discharge
voltage
human body model
machine model
[1] -
55
40
40
[2]
[3] -
670
+150
+125
+85
2
200
mW
C
C
C
kV
V
[1] The (absolute) maximum power dissipation depends on the junction temperature Tj. Higher power
dissipation is allowed with lower ambient temperatures. The conditions to determine the specified values
are Tamb = 25 C and the use of a two-layer Printed-Circuit Board (PCB).
[2] According to JESD22-A114F.
[3] According to JESD22-A115C.
6. Recommended operating conditions
Table 8. Operating conditions
Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Tamb
Tj
Pin IN
ambient temperature
junction temperature
VI input voltage
Cext(IN)
external capacitance on pin IN
Pin EN1 and EN2
VEN voltage on pin EN
Pin OUT1 and OUT2
VO
CL(ext)
output voltage
external load capacitance
[1] See Section 10.1 “Input and output capacitor values”.
Min Max Unit
40 +85 C
- +125 C
1.75
[1] 1.0
5.5
-
V
F
0 5.5 V
0
[1] 1.0
VI + 0.3 V
- F
LD6915_SER
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 8 July 2013
© NXP B.V. 2013. All rights reserved.
5 of 25
5 Page 
NXP Semiconductors
LD6915 series
Dual low-dropout regulators, low noise, 150 mA
9.5 Line regulation
Line regulation response is the capability of the circuit to maintain the nominal output
voltage while varying the input voltage.
Line
regulation
% V
=
----V----O--
VI
1---0---0--
VO
(1)
9,
9
DDD
9, 92
9
92
WLPH PV
VO(nom) = 1.8 V; IO = 150 mA; tr = tf = 2 s;
CL(ext) = 1 F; Cext(IN) = 1 F
Fig 12. LD6915LX/3318x: Line regulation
9,
9
9,
DDD
92
9
92
WLPH PV
VO(nom) = 3.3 V; IO = 150 mA; tr = tf = 2 s;
CL(ext) = 1 F; Cext(IN) = 1 F
Fig 13. LD6915LX/3318x: Line regulation
LD6915_SER
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 8 July 2013
© NXP B.V. 2013. All rights reserved.
11 of 25
11 Page | ||
| Páginas | Total 25 Páginas | |
| PDF Descargar | [ Datasheet LD6915.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| LD6911 | Ultra-Fast CMOS LDO Regulator |  Leadtrend |
| LD6912 | Ultra-Fast CMOS LDO Regulator | Leadtrend |
| LD6914 | Adjustable CMOS LDO Regulator | Leadtrend |
| LD6915 | Dual low-dropout regulators | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |