DataSheet.es    


PDF GTLP17T616MTD Data sheet ( Hoja de datos )

Número de pieza GTLP17T616MTD
Descripción 17-Bit LVTTL/GTLP Bus Transceiver with Buffered Clock
Fabricantes Fairchild Semiconductor 
Logotipo Fairchild Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de GTLP17T616MTD (archivo pdf) en la parte inferior de esta página.


Total 10 Páginas

No Preview Available ! GTLP17T616MTD Hoja de datos, Descripción, Manual

January 2000
Revised February 2000
GTLP17T616
17-Bit LVTTL/GTLP Bus Transceiver with Buffered Clock
General Description
The GTLP17T616 is a 17-bit registered bus transceiver
that provides LVTTL to GTLP signal level translation. It
allows for transparent, latched and clocked modes of data
flow and provides a buffered GTLP (CLKOUT) clock output
from the LVTTL CLKAB. The device provides a high speed
interface between cards operating at LVTTL logic levels
and a backplane operating at GTLP logic levels. High
speed backplane operation is a direct result of GTLP’s
reduced output swing (<1V), reduced input threshold levels
and output edge rate control. The edge rate control mini-
mizes bus settling time. GTLP is a Fairchild Semiconductor
derivative of the Gunning Transistor logic (GTL) JEDEC
standard JESD8-3.
Fairchild's GTLP has internal edge-rate control and is Pro-
cess, Voltage, and Temperature (PVT) compensated. Its
function is similar to BTL or GTL but with different output
levels and receiver thresholds. GTLP output LOW level is
typically less than 0.5V, the output level HIGH is 1.5V and
the receiver threshold is 1.0V.
Features
s Bidirectional interface between GTLP and LVTTL logic
levels
s Edge Rate Control to minimize noise on the GTLP port
s Power up/down high impedance for live insertion
s External VREF pin for receiver threshold adjustability
s BiCMOS technology for low power dissipation
s Bushold data inputs on A Port eliminates the need for
external pull-up resistors for unused inputs
s LVTTL compatible Driver and Control inputs
s Flow-through architecture optimizes PCB layout
s Open drain on GTLP to support wired-or connection
s A Port source/sink 24 mA/+24 mA
s B Port sink capability +50 mA
s D-type flip-flop, latch and transparent data paths
s GTLP Buffered CLKAB signal available (CLKOUT)
s 40°C to +85°C Temperature operation
Ordering Code:
Order Number Package Number
Package Description
GTLP17T616MEA
MS56A
56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300” Wide
GTLP17T616MTD
MTD56
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
© 2000 Fairchild Semiconductor Corporation DS500327
www.fairchildsemi.com

1 page




GTLP17T616MTD pdf
DC Electrical Characteristics (Continued)
Symbol
Test Conditions
Typ
Min
(Note 6)
Ci Control Pins
VI = VCC or 0
A Port
VI = VCC or 0
B Port
VI = VCC or 0
Note 6: All typical values are at VCC = 3.3V, VCCQ = 3.3V, and TA = 25°C.
Note 7: For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions.
Note 8: This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.
Max
5.0
7.0
9.0
AC Operating Requirements
Over recommended ranges of supply voltage and operating free-air temperature, VREF = 1.0V (unless otherwise noted).
Symbol
Test Conditions
Min Max
fTOGGLE
fMAX
tWIDTH
tSU
Max Toggle Frequency
Max Clock Frequency
Pulse Duration
Setup Time
Transparent Mode
Registered Mode
LEAB or LEBA HIGH
CLKAB or CLKBA HIGH or LOW
A before CLKAB
B before CLKBA
A before LEAB
B before LEBA
125
125
3.0
3.0
0.6
1.2
0.5
1.3
CEAB before CLKAB
1.4
tHOLD
Hold Time
CEBA before CLKBA
A after CLKAB
B after CLKBA
A after LEAB
B after LEBA
1.2
0
0.2
0.2
0
CEAB after CLKAB
0.5
CEBA after CLKBA
0.6
Units
pF
Unit
MHz
ns
ns
ns
5 www.fairchildsemi.com

5 Page










PáginasTotal 10 Páginas
PDF Descargar[ Datasheet GTLP17T616MTD.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
GTLP17T616MTD17-Bit LVTTL/GTLP Bus Transceiver with Buffered ClockFairchild Semiconductor
Fairchild Semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar