DataSheet.es    


PDF EDJ1108DJBG Data sheet ( Hoja de datos )

Número de pieza EDJ1108DJBG
Descripción 1G bits DDR3 SDRAM
Fabricantes Elpida Memory 
Logotipo Elpida Memory Logotipo



Hay una vista previa y un enlace de descarga de EDJ1108DJBG (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! EDJ1108DJBG Hoja de datos, Descripción, Manual

COVER
DATA SHEET
1G bits DDR3 SDRAM
EDJ1108DJBG (128M words × 8 bits)
EDJ1116DJBG (64M words × 16 bits)
Specifications
• Density: 1G bits
• Organization
— 16M words × 8 bits × 8 banks (EDJ1108DJBG)
— 8M words × 16 bits × 8 banks (EDJ1116DJBG)
• Package
— 78-ball FBGA (EDJ1108DJBG)
— 96-ball FBGA (EDJ1116DJBG)
— Lead-free (RoHS compliant) and Halogen-free
• Power supply: VDD = 1.5V ± 0.075V
• Data rate
— 2133Mbps/1866Mbps/1600Mbps/1333Mbps (max)
• 1KB page size (EDJ1108DJBG)
— Row address: A0 to A13
— Column address: A0 to A9
• 2KB page size (EDJ1116DJBG)
— Row address: A0 to A12
— Column address: A0 to A9
• Eight internal banks for concurrent operation
• Interface: SSTL_15
• Burst length (BL): 8 and 4 with Burst Chop (BC)
• Burst type (BT):
— Sequential (8, 4 with BC)
— Interleave (8, 4 with BC)
• /CAS Latency (CL): 5, 6, 7, 8, 9, 10, 11, 13, 14
• /CAS Write Latency (CWL): 5, 6, 7, 8, 9, 10
• Precharge: auto precharge option for each burst
access
• Driver strength: RZQ/7, RZQ/6 (RZQ = 240)
• Refresh: auto-refresh, self-refresh
• Refresh cycles
— Average refresh period
7.8µs at 0°C TC +85°C
3.9µs at +85°C < TC +95°C
• Operating case temperature range
— TC = 0°C to +95°C
Features
• Double-data-rate architecture: two data transfers per
clock cycle
• The high-speed data transfer is realized by the 8 bits
prefetch pipelined architecture
• Bi-directional differential data strobe (DQS and /DQS)
is transmitted/received with data for capturing data at
the receiver
• DQS is edge-aligned with data for READs; center-
aligned with data for WRITEs
• Differential clock inputs (CK and /CK)
• DLL aligns DQ and DQS transitions with CK transitions
• Commands entered on each positive CK edge; data
and data mask referenced to both edges of DQS
• Data mask (DM) for write data
• Posted /CAS by programmable additive latency for
better command and data bus efficiency
• On-Die Termination (ODT) for better signal quality
— Synchronous ODT
— Dynamic ODT
— Asynchronous ODT
• Multi Purpose Register (MPR) for pre-defined pattern
read out
• ZQ calibration for DQ drive and ODT
• /RESET pin for Power-up sequence and reset function
• SRT range:
— Normal/extended
• Programmable Output driver impedance control
• Seamless BL4 access with bank-grouping
— Applied only for DDR3-1333 and 1600
Document. No. E1729E30 (Ver. 3.0)
Date Published August 2012 (K) Japan
Printed in Japan
URL: http://www.elpida.com
©Elpida Memory, Inc. 2010-2012

1 page




EDJ1108DJBG pdf
EDJ1108DJBG, EDJ1116DJBG
CONTENTS
Specifications ........................................................................................................................................ 1
Features ................................................................................................................................................ 1
Ordering Information ............................................................................................................................. 2
Part Number .......................................................................................................................................... 2
Operating Frequency ............................................................................................................................ 2
Detailed Information .............................................................................................................................. 2
Pin Configurations ................................................................................................................................. 3
1. Electrical Conditions ...................................................................................................................... 6
1.1 Absolute Maximum Ratings ..............................................................................................................6
1.2 Operating Temperature Condition ....................................................................................................6
1.3 Recommended DC Operating Conditions ........................................................................................7
1.4 IDD and IDDQ Measurement Conditions ..........................................................................................8
2. Electrical Specifications ............................................................................................................... 19
2.1 DC Characteristics .......................................................................................................................... 19
2.2 Pin Capacitance .............................................................................................................................. 21
2.3 Standard Speed Bins ...................................................................................................................... 23
3. Package Drawing ......................................................................................................................... 29
3.1 78-ball FBGA .................................................................................................................................. 29
3.2 96-ball FBGA .................................................................................................................................. 30
4. Recommended Soldering Conditions .......................................................................................... 31
Data Sheet E1729E30 (Ver. 3.0)
5

5 Page





EDJ1108DJBG arduino
EDJ1108DJBG, EDJ1116DJBG
1.4.2 Basic IDD and IDDQ Measurement Conditions
Table 5: Basic IDD and IDDQ Measurement Conditions
Parameter
Operating one bank
active precharge
current
Operating one bank
active-read-precharge
current
Precharge standby
current
Precharge standby
ODT current
Symbol
IDD0
IDD1
IDD2N
IDD2NT
Description
CKE: H; External clock: on; tCK, nRC, nRAS, CL: see Table 4; BL: 8*1; AL: 0; /CS: H
between ACT and PRE; Command, address, bank address inputs: partially toggling
according to Table 6; Data I/O: MID-LEVEL; DM: stable at 0;
Bank activity: cycling with one bank active at a time: 0,0,1,1,2,2,... (see Table 6);
Output buffer and RTT: enabled in MR*2; ODT signal: stable at 0; Pattern details: see
Table 6
CKE: H; External clock: On; tCK, nRC, nRAS, nRCD, CL: see Table 4; BL: 8*1, *6; AL:
0; /CS: H between ACT, RD and PRE; Command, address, bank address inputs, data
I/O: partially toggling according to Table 7;
DM: stable at 0; Bank activity: cycling with one bank active at a time: 0,0,1,1,2,2,...
(see Table 7); Output buffer and RTT: enabled in MR*2; ODT Signal: stable at 0;
Pattern details: see Table 7
CKE: H; External clock: on; tCK, CL: see Table 4 BL: 8*1; AL: 0; /CS: stable at 1;
Command, address, bank address Inputs: partially toggling according to Table 8;
data I/O: MID-LEVEL; DM: stable at 0; bank activity: all banks closed; output buffer
and RTT: enabled in mode registers*2; ODT signal: stable at 0; pattern details: see
Table 8
CKE: H; External clock: on; tCK, CL: see Table 4; BL: 8*1; AL: 0; /CS: stable at 1;
Command, address, bank address Inputs: partially toggling according to Table 9;
data I/O: MID-LEVEL; DM: stable at 0; bank activity: all banks closed; output buffer
and RTT: enabled in MR*2; ODT signal: toggling according to Table 9; pattern details:
see Table 9
Precharge standby
ODT IDDQ current
Precharge power-down
current slow exit
Precharge power-down
current fast exit
Precharge quiet
standby current
Active standby current
Active power-down
current
Operating burst read
current
IDDQ2NT
IDD2P0
IDD2P1
IDD2Q
IDD3N
IDD3P
IDD4R
Same definition like for IDD2NT, however measuring IDDQ current instead of IDD
current
CKE: L; External clock: on; tCK, CL: see Table 4; BL: 8*1; AL: 0; /CS: stable at 1;
Command, address, bank address inputs: stable at 0; data I/O: MID-LEVEL; DM:
stable at 0; bank activity: all banks closed; output buffer and RTT: EMR*2; ODT
signal: stable at 0; precharge power down mode: slow exit*3
CKE: L; External clock: on; tCK, CL: see Table 5; BL: 8*1; AL: 0; /CS: stable at 1;
Command, address, bank address Inputs: stable at 0; data I/O: MID-LEVEL;
DM:stable at 0; bank activity: all banks closed; output buffer and RTT: enabled in
MR*2; ODT signal: stable at 0; precharge power down mode: fast exit*3
CKE: H; External clock: On; tCK, CL: see Table 4; BL: 8*1; AL: 0; /CS: stable at 1;
Command, address, bank address Inputs: stable at 0; data I/O: MID-LEVEL;
DM: stable at 0;bank activity: all banks closed; output buffer and RTT: enabled in
MR*2; ODT signal: stable at 0
CKE: H; External clock: on; tCK, CL: see Table 4; BL: 8*1; AL: 0; /CS: stable at 1;
Command, address, bank address Inputs: partially toggling according to Table 8;
data I/O: MID-LEVEL; DM: stable at 0;
bank activity: all banks open; output buffer and RTT: enabled in MR*2;
ODT signal: stable at 0; pattern details: see Table 8
CKE: L; External clock: on; tCK, CL: see Table 4; BL: 8*1; AL: 0; /CS: stable at 1;
Command, address, bank address inputs: stable at 0; data I/O: MID-LEVEL;
DM:stable at 0; bank activity: all banks open; output buffer and RTT:
enabled in MR*2; ODT signal: stable at 0
CKE: H; External clock: on; tCK, CL: see Table 4; BL: 8*1, *6; AL: 0; /CS: H between
RD; Command, address, bank address Inputs: partially toggling according to
Table 10; data I/O: seamless read
data burst with different data between one burst and the next one according to
Table 10; DM: stable at 0;
bank activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,...
(see Table 10); Output buffer and RTT: enabled in MR*2; ODT signal: stable at 0;
pattern details: see Table 10
Operating burst read
IDDQ current
IDDQ4R
Same definition like for IDD4R, however measuring IDDQ current instead of IDD
current
Data Sheet E1729E30 (Ver. 3.0)
11

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet EDJ1108DJBG.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
EDJ1108DJBG1G bits DDR3 SDRAMElpida Memory
Elpida Memory

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar