DataSheet.es    


PDF SAM9M11 Data sheet ( Hoja de datos )

Número de pieza SAM9M11
Descripción AT91SAM ARM-based Embedded MPU
Fabricantes ATMEL Corporation 
Logotipo ATMEL Corporation Logotipo



Hay una vista previa y un enlace de descarga de SAM9M11 (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! SAM9M11 Hoja de datos, Descripción, Manual

Features
400 MHz ARM926EJ-S™ ARM® Thumb® Processor
– 32 KBytes Data Cache, 32 KBytes Instruction Cache, MMU
Memories
– 4-port, 4-bank DDR2/LPDDR Controller
– External Bus Interface supporting 4-bank DDR2/LPDDR, SDR/LPSDR, Static
Memories, CompactFlash®, SLC NAND Flash with ECC
– One 64-KByte internal SRAM, single-cycle access at system speed or processor
speed through TCM interface
– One 64-KByte internal ROM, embedding bootstrap routine
Peripherals
– Universal Video Decoder provides decoding at up to 30 fps at D1 (720 x 576 pixels)
or WVGA (800 x 480) resolution
– LCD Controller supporting STN and TFT displays up to 1280*860
– ITU-R BT. 601/656 Image Sensor Interface
– Dual High Speed USB Host and a High Speed USB Device with On-Chip
Transceivers
– 10/100 Mbps Ethernet MAC Controller
– Two High Speed Memory Card Hosts (SDIO, SDCard, e.MMC and CE ATA)
– AC'97 controller
– Two Master/Slave Serial Peripheral Interfaces
– Two Three-channel 16-bit Timer/Counters
– Two Synchronous Serial Controllers (I2S mode)
– Four-channel 16-bit PWM Controller
– Two Two-wire Interfaces
– Four USARTs with ISO7816, IrDA, Manchester and SPI modes; one DBGU
– 8-channel 10-bit ADC with 4-wire Touch Screen support
Cryptography
– TRNG True Random Number Generator
– AES256-, 192-, 128-bit Key Algorithm
– TDES Compliant with FIPS PUB 46-3 Specifications
– SHA (SHA1 and SHA256) Compliant with FIPS Publication 180-2
System
– 133 MHz twelve 32-bit layer AHB Bus Matrix
– 39 DMA Channels
– Boot from NAND Flash, SDCard, DataFlash® or serial DataFlash
– Reset Controller with on-chip Power-on Reset
– Selectable 32768 Hz Low-power and 12 MHz Crystal Oscillators
– Internal Low-power 32 kHz RC Oscillator
– One PLL for the system and one 480 MHz PLL optimized for USB High Speed
– Two Programmable External Clock Signals
– Advanced Interrupt Controller and Debug Unit
– Periodic Interval Timer, Watchdog Timer, Real Time Timer and Real Time Clock
I/O
– Five 32-bit Parallel Input/Output Controllers
– 160 Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os with
Schmitt trigger input
Package
– 324-ball TFBGA, pitch 0.8 mm
AT91SAM
ARM-based
Embedded MPU
SAM9M11
Summary
NOTE: This is a summary document.
The complete document is available
under NDA. For more information,
please contact your local Atmel sales
office.
6437DS–ATARM–23-Apr-13

1 page




SAM9M11 pdf
SAM9M11
Table 3-1. Signal Description List (Continued)
Signal Name
Function
Type
Active Reference
Level
Voltage Comments
Shutdown, Wakeup Logic
SHDN
Shut-Down Control
Output
VDDBU
Driven at 0V only.
0: The device is in backup
mode
1: The device is running (not in
backup mode).
WKUP
Wake-Up Input
Input
VDDBU
Accept between 0V and
VDDBU.
ICE and JTAG
TCK
Test Clock
Input
VDDIOP0
No pull-up resistor, Schmitt
trigger
TDI Test Data In
Input
VDDIOP0
No pull-up resistor, Schmitt
trigger
TDO
Test Data Out
Output
VDDIOP0
TMS
Test Mode Select
Input
VDDIOP0
No pull-up resistor, Schmitt
trigger
JTAGSEL
JTAG Selection
Input
VDDBU
Pull-down resistor (15 kΩ).
RTCK
Return Test Clock
Output
VDDIOP0
Reset/Test
NRST
Microcontroller Reset(2)
Open-drain output,
I/O Low VDDIOP0 Pull-Up resistor (100 kΩ),
Schmitt trigger
TST Test Mode Select
Input
VDDBU
Pull-down resistor (15 kΩ),
Schmitt trigger
NTRST
Test Reset Signal
Input
Pull-Up resistor (100 kΩ),
VDDIOP0
Schmitt trigger
BMS
Boot Mode Select
Input
VDDIOP0
must be connected to GND or
VDDIOP0.
DRXD
DTXD
Debug Receive Data
Debug Transmit Data
Debug Unit - DBGU
Input
Output
(1)
(1)
Advanced Interrupt Controller - AIC
IRQ External Interrupt Input
Input
(1)
FIQ Fast Interrupt Input
Input
(1)
PIO Controller - PIOA- PIOB - PIOC - PIOD - PIOE
PA0 - PA31
Parallel IO Controller A
I/O
(1) Pulled-up input at reset
(100kΩ)(3), Schmitt trigger
PB0 - PB31
Parallel IO Controller B
I/O
(1) Pulled-up input at reset
(100kΩ)(3), Schmitt trigger
6437DS–ATARM–23-Apr-13
5

5 Page





SAM9M11 arduino
4. Package and Pinout
The SAM9M11 is delivered in a 324-ball LFBGA package.
4.1 Mechanical Overview of the 324-ball LFBGA Package
Figure 4-1 shows the orientation of the 324-ball LFBGA Package
Figure 4-1. Orientation of the 324-ball LFBGA Package
Bottom VIEW
V
U
T
R
P
N
M
L
K
J
H
G
F
E
D
C
B
A
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
SAM9M11
6437DS–ATARM–23-Apr-13
11

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet SAM9M11.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
SAM9M11AT91SAM ARM-based Embedded MPUATMEL Corporation
ATMEL Corporation

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar