DataSheet.es    


PDF CD4027BC Data sheet ( Hoja de datos )

Número de pieza CD4027BC
Descripción Dual J-K Master/Slave Flip-Flop
Fabricantes Fairchild Semiconductor 
Logotipo Fairchild Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de CD4027BC (archivo pdf) en la parte inferior de esta página.


Total 6 Páginas

No Preview Available ! CD4027BC Hoja de datos, Descripción, Manual

October 1987
Revised January 1999
CD4027BC
Dual J-K Master/Slave Flip-Flop with Set and Reset
General Description
The CD4027BC dual J-K flip-flops are monolithic comple-
mentary MOS (CMOS) integrated circuits constructed with
N- and P-channel enhancement mode transistors. Each
flip-flop has independent J, K, set, reset, and clock inputs
and buffered Q and Q outputs. These flip-flops are edge
sensitive to the clock input and change state on the posi-
tive-going transition of the clock pulses. Set or reset is
independent of the clock and is accomplished by a high
level on the respective input.
All inputs are protected against damage due to static dis-
charge by diode clamps to VDD and VSS.
Features
s Wide supply voltage range: 3.0V to 15V
s High noise immunity: 0.45 VDD (typ.)
s Low power TTL compatibility: Fan out of 2 driving 74L
or 1 driving 74LS
s Low power: 50 nW (typ.)
s Medium speed operation: 12 MHz (typ.) with 10V
supply
Ordering Code:
Order Number Package Number
Package Description
CD4027BCM
M16A
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body
CD4027BCN
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Truth Table
Pin Assignments for DIP and SOIC
Top View
Inputs tn1
(Note 1)
Outputs tn
(Note 2)
CL J K S R Q Q
Q
(Note 3)
 I XOOO I
O
 XOOO I I
O
 OXOOO O
I
 X I OO I O
I
 XXOOX
(No Change)
X XX I OX I
O
X XXO I X O
I
X XX I I X I
I
I = HIGH Level
O = LOW Level
X = Don't Care
 = LOW-to-HIGH
 = HIGH-to-LOW
Note 1: tn1 refers to the time interval prior to the positive clock pulse
transition
Note 2: tn refers to the time intervals after the positive clock pulse
transition
Note 3: Level Change
© 1999 Fairchild Semiconductor Corporation DS005958.prf
www.fairchildsemi.com

1 page




CD4027BC pdf
Physical Dimensions inches (millimeters) unless otherwise noted
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body
Package Number M16A
5 www.fairchildsemi.com

5 Page










PáginasTotal 6 Páginas
PDF Descargar[ Datasheet CD4027BC.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
CD4027BCMOS DUAL J-K MASTER-SLAVER FLIP-FLOPRCA
RCA
CD4027BCMOS DUAL J-K MASTER-SLAVER FLIP-FLOPTexas Instruments
Texas Instruments
CD4027BCDual J-K Master/Slave Flip-Flop with Set and ResetNational Semiconductor
National Semiconductor
CD4027BCDual J-K Master/Slave Flip-FlopFairchild Semiconductor
Fairchild Semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar