|
|
PDF 2064VL Data sheet ( Hoja de datos )
| Número de pieza | 2064VL | |
| Descripción | 2.5VIn-SystemProgrammableSuperFASTHighDensityPLD | |
| Fabricantes | LatticeSemiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 2064VL (archivo pdf) en la parte inferior de esta página. Total 14 Páginas | ||
|
No Preview Available !
ispLSI® 2064VL
2.5V In-System Programmable
SuperFAST™ High Density PLD
Features
• SuperFAST HIGH DENSITY PROGRAMMABLE LOGIC
— 2000 PLD Gates
— 64 and 32 I/O Pin Versions, Four Dedicated Inputs
— 64 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
— 100% Functional, JEDEC and Pinout Compatible with
ispLSI 2064V and 2064VE Devices
• 2.5V LOW VOLTAGE 2064 ARCHITECTURE
— Interfaces with Standard 3.3V TTL Devices (Inputs
and I/Os are 3.3V Tolerant)
— 60 mA Typical Active Current
• HIGH-PERFORMANCE E2CMOS® TECHNOLOGY
— fmax = 165MHz Maximum Operating Frequency
— tpd = 5.5ns Propagation Delay
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100% Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
• IN-SYSTEM PROGRAMMABLE
— 2.5V In-System Programmability (ISP™) Using
Boundary Scan Test Access Port (TAP)
— Open-Drain Output Option for Flexible Bus Interface
Capability, Allowing Easy Implementation of Wired-OR
or Bus Arbitration Logic
— Increased Manufacturing Yields, Reduced Time-to-
Market and Improved Product Quality
— Reprogram Soldered Devices for Faster Prototyping
• 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE
• THE EASE OF USE AND FAST SYSTEM SPEED OF
PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAs
— Enhanced Pin Locking Capability
— Three Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
• ispDesignEXPERT™ – LOGIC COMPILER AND COM-
PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL
SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
— Superior Quality of Results
— Tightly Integrated with Leading CAE Vendor Tools
— Productivity Enhancing Timing Analyzer, Explore
Tools, Timing Simulator and ispANALYZER™
— PC and UNIX Platforms
Functional Block Diagram
Input Bus
Output Routing Pool (ORP)
B7 B6 B5 B4
A0
Global Routing Pool
(GRP)
B3
A1
A2 GLB
A3
DQ
Logic D Q
Array D Q
DQ
A4 A5 A6 A7
Output Routing Pool (ORP)
Input Bus
B2
B1
B0
Description
0139A/2064VL
The ispLSI 2064VL is a High Density Programmable
Logic Device available in 64 and 32 I/O-pin versions. The
device contains 64 Registers, four Dedicated Input pins,
three Dedicated Clock Input pins, two dedicated Global
OE input pins and a Global Routing Pool (GRP). The
GRP provides complete interconnectivity between all of
these elements. The ispLSI 2064VL features in-system
programmability through the Boundary Scan Test Ac-
cess Port (TAP) and is 100% IEEE 1149.1 Boundary
Scan Testable. The ispLSI 2064VL offers non-volatile
reprogrammability of the logic, as well as the intercon-
nect, to provide truly reconfigurable systems.
The basic unit of logic on the ispLSI 2064VL device is the
Generic Logic Block (GLB). The GLBs are labeled A0,
A1…B7 (see Figure 1). There are a total of 16 GLBs in the
ispLSI 2064VL device. Each GLB is made up of four
macrocells. Each GLB has 18 inputs, a programmable
AND/OR/Exclusive OR array, and four outputs which can
be configured to be either combinatorial or registered.
Inputs to the GLB come from the GRP and dedicated
inputs. All of the GLB outputs are brought back into the
GRP so that they can be connected to the inputs of any
GLB on the device.
Copyright © 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
September 2000
2064vl_02
1
1 page  
Specifications ispLSI 2064VL
External Timing Parameters
Over Recommended Operating Conditions
PARAMETER
TEST 3
COND.
#
DESCRIPTION1
-165
-135
-100
UNITS
MIN. MAX. MIN. MAX. MIN. MAX.
tpd1
A 1 Data Propagation Delay, 4PT Bypass, ORP Bypass — 5.5 — 7.5 — 10.0 ns
tpd2
A 2 Data Propagation Delay
— 8.0 — 10.0 — 13.0 ns
fmax
A 3 Clock Frequency with Internal Feedback 2
165 — 135 — 100 — MHz
fmax (Ext.)
fmax (Tog.)
—
4
Clock
Frequency
with
External
Feedback
(
1
tsu2 +
)tco1
118
—
95
— 77
— MHz
— 5 Clock Frequency, Max. Toggle
166 — 143 — 100 — MHz
tsu1
— 6 GLB Reg. Setup Time before Clock, 4 PT Bypass 3.5 — 5.0 — 6.5 — ns
tco1
A 7 GLB Reg. Clock to Output Delay, ORP Bypass
— 4.0 — 4.5 — 5.0 ns
th1
— 8 GLB Reg. Hold Time after Clock, 4 PT Bypass
0.0 — 0.0 — 0.0 — ns
tsu2
— 9 GLB Reg. Setup Time before Clock
4.5 — 6.0 — 8.0 — ns
tco2
A 10 GLB Reg. Clock to Output Delay
— 5.0 — 5.5 — 6.0 ns
th2 — 11 GLB Reg. Hold Time after Clock
0.0 — 0.0 — 0.0 — ns
tr1
A 12 Ext. Reset Pin to Output Delay, ORP Bypass
— 6.0 — 8.0 — 13.5 ns
trw1
— 13 Ext. Reset Pulse Duration
5.0 — 5.5 — 6.5 — ns
tptoeen
B 14 Input to Output Enable
— 10.0 — 12.0 — 15.0 ns
tptoedis
C 15 Input to Output Disable
— 10.0 — 12.0 — 15.0 ns
tgoeen
B 16 Global OE Output Enable
— 6.0 — 7.0 — 9.0 ns
tgoedis
C 17 Global OE Output Disable
— 6.0 — 7.0 — 9.0 ns
twh — 18 External Synchronous Clock Pulse Duration, High 3.0 — 3.5 — 5.0 — ns
twl — 19 External Synchronous Clock Pulse Duration, Low 3.0 — 3.5 — 5.0 — ns
1. Unless noted otherwise, all parameters use a GRP load of four, 20 PTXOR path, ORP and Y0 clock.
2. Standard 16-bit counter using GRP feedback.
3. Reference Switching Test Conditions section.
Table 2-0030/2064VL
5
5 Page 
Specifications ispLSI 2064VL
Signal Configuration
ispLSI 2064VL 100-Ball caBGA Signal Diagram
10 9 8 7 6 5 4 3 2 1
I/O I/O NC1 I/O NC1 VCC I/O I/O I/O I/O
A A39 41
46
50 52 55 57
I/O
B B37
I/O
40
I/O
43
GND
TDO/
IN 2
I/O
49
I/O
54
I/O
56
I/O
58
I/O
59
C CI/O I/O I/O I/O I/O I/O NC1 NC1 I/O I/O
35 38 42 45 47 51
60 61
D DI/O I/O NC1 I/O NC1 I/O I/O I/O RESET NC1
32 36 44 53 62 63
E ENC1 NC1 I/O NC1 I/O BSCAN I/O
33 48
2
Y0
VCC
GOE
1
F FVCC GOE Y2 I/O Y1 I/O NC1 I/O TDI/ GND
0 34 16 1 IN 0
G TCK/ GND I/O I/O I/O NC1 I/O NC1 I/O I/O
IN 3 31 30 21
12
40
G
I/O
I/O
NC1 NC1
I/O
I/O
I/O
I/O
I/O
I/O
H H29 28
19 15 13 10
6
3
I/O
J J27
I/O
26
I/O
24
I/O
22
I/O
17
TMS/
IN 1
VCC
I/O
11
I/O
8
I/O
5
I/O I/O I/O I/O GND NC1 I/O NC1 I/O I/O
K K25 23 20 18
14 9 7
ispLSI 2064VL
Bottom View
10 9 8 7 6 5 4 3 2 1
100-BGA/2064VL
1NCs are not to be connected to any active signals, VCC or GND.
Note: Ball A1 indicator dot on top side of package.
11
11 Page | ||
| Páginas | Total 14 Páginas | |
| PDF Descargar | [ Datasheet 2064VL.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 2064VE | 3.3VIn-SystemProgrammableHighDensitySuperFASTPLD | LatticeSemiconductor |
| 2064VL | 2.5VIn-SystemProgrammableSuperFASTHighDensityPLD | LatticeSemiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |