DataSheet.es    


PDF 23LCV512 Data sheet ( Hoja de datos )

Número de pieza 23LCV512
Descripción 512 Kbit SPI Serial SRAM
Fabricantes Microchip 
Logotipo Microchip Logotipo



Hay una vista previa y un enlace de descarga de 23LCV512 (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! 23LCV512 Hoja de datos, Descripción, Manual

23LCV512
512 Kbit SPI Serial SRAM with Battery Backup and SDI Interface
Device Selection Table
Part
Number
VCC Range
23LCV512
2.5-5.5V
Dual I/O
(SDI)
Yes
Features:
• SPI-Compatible Bus Interface:
- 20 MHz Clock rate
- SPI/SDI mode
• Low-Power CMOS Technology:
- Read Current: 3 mA at 5.5V, 20 MHz
- Standby Current: 4 A at +85°C
• Unlimited Read and Write Cycles
• External Battery Backup support
• Zero Write Time
• 64K x 8-bit Organization:
- 32-byte page
• Byte, Page and Sequential mode for Reads and
Writes
• High Reliability
• Temperature Range Supported:
- Industrial (I):
-40C to +85C
• Pb-Free and RoHS Compliant, Halogen Free.
• 8-Lead SOIC, TSSOP and PDIP Packages
Pin Function Table
Name
Function
CS
SO/SIO1
Vss
SI/SIO0
SCK
VBAT
Vcc
Chip Select Input
Serial Output/SDI pin
Ground
Serial Input/SDI pin
Serial Clock
External Backup Supply Input
Power Supply
Battery
Backup
Yes
Max. Clock
Frequency
20 MHz
Packages
SN, ST, P
Description:
The Microchip Technology Inc. 23LCV512 is a 512 Kbit
Serial SRAM device. The memory is accessed via a
simple Serial Peripheral Interface (SPI) compatible
serial bus. The bus signals required are a clock input
(SCK) plus separate data in (SI) and data out (SO)
lines. Access to the device is controlled through a Chip
Select (CS) input. Additionally, SDI (Serial Dual Inter-
face) is supported if your application needs faster data
rates.
This device also supports unlimited reads and writes to
the memory array, and supports data backup via exter-
nal battery/coin cell connected to VBAT (pin 7).
The 23LCV512 is available in standard packages
including 8-lead SOIC, PDIP and advanced 8-lead
TSSOP.
Package Types (not to scale)
SOIC/TSSOP/PDIP
CS
SO/SIO1
NC
Vss
1
2
3
4
8 Vcc
7 VBAT
6 SCK
5 SI/SIO0
2012 Microchip Technology Inc.
Preliminary
DS25157A-page 1
Free Datasheet http://www.datasheet4u.com/

1 page




23LCV512 pdf
2.0 FUNCTIONAL DESCRIPTION
2.1 Principles of Operation
The 23LCV512 is an 512 Kbit Serial SRAM designed to
interface directly with the Serial Peripheral Interface
(SPI) port of many of today’s popular microcontroller
families, including Microchip’s PIC® microcontrollers. It
may also interface with microcontrollers that do not
have a built-in SPI port by using discrete I/O lines pro-
grammed properly in firmware to match the SPI proto-
col. In addition, the 23LCV512 is also capable of
operating in SDI (or dual SPI) mode.
The 23LCV512 contains an 8-bit instruction register.
The device is accessed via the SI pin, with data being
clocked in on the rising edge of SCK. The CS pin must
be low for the entire operation.
Table 2-1 contains a list of the possible instruction
bytes and format for device operation. All instructions,
addresses and data are transferred MSB first, LSB last.
2.2 Modes of Operation
The 23LCV512 has three modes of operation that are
selected by setting bits 7 and 6 in the MODE register.
The modes of operation are Byte, Page and Burst.
Byte Operation – is selected when bits 7 and 6 in the
MODE register are set to 00. In this mode, the read/
write operations are limited to only one byte. The
command followed by the 16-bit address is clocked into
the device and the data to/from the device is transferred
on the next eight clocks (Figure 2-1, Figure 2-2).
Page Operation – is selected when bits 7 and 6 in the
MODE register are set to 10. The 23LCV512 has 2048
pages of 32 bytes. In this mode, the read and write oper-
ations are limited to within the addressed page (the
address is automatically incremented internally). If the
data being read or written reaches the page boundary,
then the internal address counter will increment to the
start of the page (Figure 2-3, Figure 2-4).
Sequential Operation – is selected when bits 7 and 6
in the MODE register are set to 01. Sequential opera-
tion allows the entire array to be written to and read
from. The internal address counter is automatically
incremented and page boundaries are ignored. When
the internal address counter reaches the end of the
array, the address counter will roll over to 0x0000
(Figure 2-5, Figure 2-6).
2.3 Read Sequence
The device is selected by pulling CS low. The 8-bit
READ instruction is transmitted to the 23LCV512
followed by the 16-bit address. After the correct READ
instruction and address are sent, the data stored in the
memory at the selected address is shifted out on the
SO pin.
23LCV512
If operating in Sequential mode, the data stored in the
memory at the next address can be read sequentially
by continuing to provide clock pulses. The internal
Address Pointer is automatically incremented to the
next higher address after each byte of data is shifted
out. When the highest address is reached (FFFFh),
the address counter rolls over to address 0000h,
allowing the read cycle to be continued indefinitely.
The read operation is terminated by raising the CS
pin.
2.4 Write Sequence
Prior to any attempt to write data to the 23LCV512, the
device must be selected by bringing CS low.
Once the device is selected, the Write command can
be started by issuing a WRITE instruction, followed by
the 16-bit address, and then the data to be written. A
write is terminated by the CS being brought high.
If operating in Page mode, after the initial data byte is
shifted in, additional bytes can be shifted into the
device. The Address Pointer is automatically
incremented. This operation can continue for the entire
page (32 bytes) before data will start to be overwritten.
If operating in Sequential mode, after the initial data
byte is shifted in, additional bytes can be clocked into
the device. The internal Address Pointer is automati-
cally incremented. When the Address Pointer reaches
the highest address (FFFFh), the address counter rolls
over to (0000h). This allows the operation to continue
indefinitely, however, previous data will be overwritten.
2012 Microchip Technology Inc.
Preliminary
DS25157A-page 5
Free Datasheet http://www.datasheet4u.com/

5 Page





23LCV512 arduino
23LCV512
2.6 Write Mode Register Instruction
(WRMR)
The Write Mode Register instruction (WRMR) allows the
user to write to the bits in the MODE register as shown
in Table 2-2. This allows for setting of the Device
Operating mode. Several of the bits in the MODE
register must be cleared to ‘0’. See Figure 2-8 for the
WRMR timing sequence.
FIGURE 2-8: WRITE MODE REGISTER TIMING SEQUENCE (WRMR)
CS
SCK
SI
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
Instruction
Data to MODE Register
0 00 00 0 01 7 6 54 3 2 10
High-Impedance
SO
2.7 Power-On State
The 23LCV512 powers on in the following state:
• The device is in low-power Standby mode
(CS = 1)
• A high-to-low-level transition on CS is required to
enter active state
2012 Microchip Technology Inc.
Preliminary
DS25157A-page 11
Free Datasheet http://www.datasheet4u.com/

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet 23LCV512.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
23LCV512512 Kbit SPI Serial SRAMMicrochip
Microchip

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar