DataSheet.es    


PDF GS8170DD18C-330 Data sheet ( Hoja de datos )

Número de pieza GS8170DD18C-330
Descripción SigmaRAM SRAM
Fabricantes GSI Technology 
Logotipo GSI Technology Logotipo



Hay una vista previa y un enlace de descarga de GS8170DD18C-330 (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! GS8170DD18C-330 Hoja de datos, Descripción, Manual

209-Bump BGA
Commercial Temp
Industrial Temp
Preliminary
GS8170DD18/36C-333/300/250
18Mb Σ1x2Lp Double Data Rate
SigmaRAM™ SRAM
250 MHz–333 MHz
1.8 V VDD
1.8 V and 1.5 V I/O
Features
• Double Data Rate Read and Write mode
• JEDEC-standard SigmaRAMpinout and package
• 1.8 V +150/–100 mV core power supply
• 1.5 V or 1.8 V I/O supply
• Pipelined read operation
• Fully coherent read and write pipelines
• Echo Clock outputs track data output drivers
• ZQ mode pin for user-selectable output drive strength
• 2 user-programmable chip enable inputs for easy depth
expansion
• IEEE 1149.1 JTAG-compatible Boundary Scan
• 209-bump, 14 mm x 22 mm, 1 mm bump pitch BGA package
• Pin-compatible with future 36Mb, 72Mb, and 144Mb devices
Pipeline mode
tKHKH
tKHQV
- 333
3.0 ns
1.6 ns
SigmaRAM Family Overview
GS8170DD18/36 SigmaRAMs are built in compliance with
the SigmaRAM pinout standard for synchronous SRAMs.
They are 18,874,368-bit (18Mb) SRAMs. These are the first in
a family of wide, very low voltage CMOS I/O SRAMs
designed to operate at the speeds needed to implement
economical high performance networking systems.
GSI's ΣRAMs are offered in a number of configurations that
emulate other synchronous SRAMs, such as Burst RAMs,
NBT, Late Write, or Double Data Rate (DDR) SRAMs. The
logical differences between the protocols employed by these
RAMs hinge mainly on various combinations of address
bursting, output data registering and write cueing. The
ΣRAMfamily standard allows a user to implement the
interface protocol best suited to the task at hand.
Functional Description
Because SigmaRAMs are synchronous devices, address and
read/write control inputs are captured on the rising edge of the
input clock. Write cycles are internally self-timed and initiated
by the rising edge of the clock input. This feature eliminates
complex off-chip write pulse generation required by
asynchronous SRAMs and simplifies input signal timing. In
Bottom View
209-Bump, 14 mm x 22 mm BGA
1 mm Bump Pitch, 11 x 19 Bump Array
DDR mode the device captures Data In on both rising and
falling edges of clock and drives data on both clock edges as
well.www.DataSheet.co.kr
Because the DDR ΣRAM always transfers data in two halves,
A0 is internally set to 0 for the first half of each read or write
transfer, and automatically incremented to 1 for the falling
edge transfer. The address field of a DDR ΣRAM is always one
address pin less than the advertised index depth (e.g., the 1M x
18 has a 512k addressable index).
In Pipeline mode, Single Data Rate (SDR) ΣRAMs incorporate
a rising-edge-triggered output register. In DDR mode, rising-
and falling-edge-triggered output registers are employed. For
read cycles, a DDR SRAM’s output data is staged at the input
of an edge-triggered output register during the access cycle and
then released to the output drivers at the next rising and
subsequent falling edge of clock.
GS817x18/36/72B ΣRAMs are implemented with GSI's high
performance CMOS technology and are packaged in a 209-
bump BGA.
Rev: 1.00e 6/2002
1/31
© 2002, GSI Technology, Inc.
Specifications cited are design targets and are subject to change without notice. For latest documentation contact your GSI representative.
Datasheet pdf - http://www.DataSheet4U.net/

1 page




GS8170DD18C-330 pdf
Pin Description Table
Pin Location
A1, A2, B1, B2, B4, B9,
C1, C2, C3, C5, C8, D1,
D2, D4, D5, D7, D8,E1,
E10, F10, F11, G10,
G11, H10, H11, J10, J11,
K4, K8, K9, L1, L2, M1,
M2, N1, N2, P1, P2, R2,
R11, T4, T5, T7, T8, T10,
T11, U3, U5, U7, U9,
U10, U11, V10, V11,
W10, W11
C7
A1, A2, B1, B2, B4, B9,
C1, C2, C3, C8, D1, D2,
E1, E10, F10, F11, G10,
G11, H10, H11, J10, J11,
L1, L2, M1, M2, N1, N2,
P1, P2, R2, R11, T10,
T11, U10, U11, V10,
V11, W10, W11
A10, A11, B8, B10, B11,
C4, C10, C11, D10, D11,
E11, R1, T1, T2, U1, U2,
V1, V2, W1, W2
B6
E5, E6, E7, G5, G7, J5,
J7, L5, L7, N5, N7, R5,
R6, R7
E3, E4, E8, E9, J3, J4,
J8, J9, L3, L4, L8, L9,
N3, N4, N8, N9, R3, R4,
R8, R9
E4, E8, R4, R8
D3, D9, F3, F4, F5, F7,
F8, F9, H3, H4, H5, H7,
H8, H9, K5, K7, M3, M4,
M5, M7, M8, M9, P3, P4,
P5, P7, P8, P9, T3, T9
Symbol
NC
NC
NC
NC
W
VDD
VDDQ
VDDI
VSS
F6 ZQ
Description
No Connect
No Connect
No Connect
No Connect
www.DataSheet.co.kr
Write
Core Power Supply
Output Driver Power Supply
Input Buffer Power Supply
Ground
Output Impedance Control
Preliminary
GS8170DD18/36C-333/300/250
Type Comments
— Not connected to die (all versions)
— Not connected to die (x36 version)
— Not connected to die (x36/x18 versions)
— Not connected to die (x18 version)
Input Active Low
Input 1.8 V Nominal
Input 1.8 V or 1.5 V Nominal
Input 1.8 V or 1.5 V Nominal
Input —
Input
Low = Low Impedance [High Drive]
High = High Impedance [Low Drive]
Rev: 1.00e 6/2002
5/31
© 2002, GSI Technology, Inc.
Specifications cited are design targets and are subject to change without notice. For latest documentation contact your GSI representative.
Datasheet pdf - http://www.DataSheet4U.net/

5 Page





GS8170DD18C-330 arduino
Preliminary
GS8170DD18/36C-333/300/250
Echo Clock
ΣRAMs feature Echo Clocks, CQ1,CQ2, CQ1, and CQ2 that track the performance of the output drivers. The Echo Clocks are
delayed copies of the main RAM clock, CK. Echo Clocks are designed to track changes in output driver delays due to variance in
die temperature and supply voltage. The Echo Clocks are designed to fire with the rest of the data output drivers. SigmaRAMs
provide both in-phase, or true, Echo Clock outputs (CQ1 and CQ2) and inverted Echo Clock outputs (CQ1 and CQ2).
It should be noted that deselection of the RAM via E2 and E3 also deselects the Echo Clock output drivers. The deselection of
Echo Clock drivers is always pipelined to the same degree as output data. Deselection of the RAM via E1 does not deactivate the
Echo Clocks.
Programmable Enables
ΣRAMs feature two user-programmable chip enable inputs, E2 and E3. The sense of the inputs, whether they function as active
low or active high inputs, is determined by the state of the programming inputs, PE2 and PE3. For example, if PE2 is held at VDD,
E2 functions as an active high enable. If PE2 is held to VSS, E2 functions as an active low chip enable input.
Programmability of E2 and E3 allows four banks of depth expansion to be accomplished with no additional logic. By programming
the enable inputs of four ΣRAMs in binary sequence (00, 01, 10, 11) and driving the enable inputs with two address inputs, four
ΣRAMs can be made to look like one larger RAM to the system.
Example Four Bank Depth Expansion Schematic—Σ1x2Lp
A1–An
E1
CK
W
DQ0–DQn
A1–An – 2
An – 1
An
CQ
Bank 0
A A1–An – 2
E3 An – 1
E2 An
E1
CK
W EP3
DQ EP2
CQ
0
0
www.DataSheet.co.kr
Bank 1
A
E3
E2
A1–An – 2
An – 1
An
E1
CK
W EP3
DQ EP2
CQ
1
0
Bank 2
A
E3
E2
A1–An – 2
An – 1
An
E1
CK
W EP3
DQ EP2
CQ
0
1
Bank Enable Truth Table
EP2 EP3
E2
E3
Bank 0
Bank 1
Bank 2
Bank 3
VSS
VSS
VDD
VDD
VSS Active Low Active Low
VDD Active Low Active High
VSS Active High Active Low
VDD Active High Active High
Bank 3
A
E3
E2
E1
CK
W EP3
DQ EP2
CQ
1
1
Rev: 1.00e 6/2002
11/31
© 2002, GSI Technology, Inc.
Specifications cited are design targets and are subject to change without notice. For latest documentation contact your GSI representative.
Datasheet pdf - http://www.DataSheet4U.net/

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet GS8170DD18C-330.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
GS8170DD18C-330SigmaRAM SRAMGSI Technology
GSI Technology

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar