|
|
PDF UM10430 Data sheet ( Hoja de datos )
| Número de pieza | UM10430 | |
| Descripción | LPC18xx ARM Cortex-M3 microcontroller | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de UM10430 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
UM10430
LPC18xx ARM Cortex-M3 microcontroller
Rev. 2.8 — 10 December 2015
User manual
Document information
Info Content
Keywords
LPC18xx, LPC1850, LPC1830, LPC1820, LPC1810, LPC185x, LPC183x,
LPC182x, LPC181x, LPC18Sxx, LPC18S50, LPC18S30, LPC18S20,
LPC18S10, LPC18S5x, LPC18S3x, LPC18S2x, LPC18S1x, ARM Cortex-M3,
SPIFI, SCT, USB, Ethernet, LPC1800, LPC1800 User manual
Abstract
LPC18xx user manual
1 page  
NXP Semiconductors
UM10430
Chapter :
Revision history …continued
Rev
Date
Description
Modifications:
• Table 700 “SCT configuration example” corrected.
• Number of EMC_CS and EMC_DYCS pins corrected for the LQFP208 pin package in Table 343
“EMC pinout for different packages”.
• Section 38.7.5.1 “USART clock in synchronous mode” added.
• Bit 12 changed to 1 for EMC address mapping 256 Mb, 512 Mb, 1 Gb. See Table 367 “Address
mapping”.
• Bit description of bits TSEG1 and TSEG2 corrected in Table 976 “CAN bit timing register (BT,
address 0x400E 200C (C_CAN0) and 0x400A 400C (C_CAN1)) bit description” and Figure 172 “Bit
timing” updated for clarification.
• Parts MX1635E, W25Q16DV, W25Q32FV added to Table 19 “QSPI devices supported by the boot
code and the SPIFI API”.
• Use of IAP calls clarified: IAP commands are not supported for flash-less parts. See Section 5.8 “IAP
commands”.
• For flashless parts only: Unique part ID is stored in OTP bank 0, word 2 and readable at memory
location 0x4004 5008. See Section 3.1 and Table 9 “OTP memory description (OTP base address
0x4004 5000)”.
• For secure parts only: Chapter 7 “LPC18xx Boot ROM for secure parts” added.
• For secure parts only: AES DMA request lines added. See Table 92, Table 252, and Table 272.
• Boot ROM chapter split into two chapters for secure and non-secure parts. See Chapter 4 “LPC18xx
Boot ROM” and Chapter 7 “LPC18xx Boot ROM for secure parts”.
• Description of USB0_DM and USB1_DM pins corrected: These pins do not contain an internal
pull-up. See Table 381 and Table 443.
• Section 4.1.1 “Determine the boot code version” added.
• Signal polarity of signals EMC_CKEOUT and EMC_DQMOUT corrected in Table 346 “EMC pin
description”. Both signals are active HIGH.
• Corrected remark for bits MODE3, RFCLK, and FBCLK in Table 335 “SPIFI control register (CTRL,
address 0x4000 3000) bit description”: MODE3, RFCLK, and FBCLK should not all be 1, because in
this case there is no final falling edge on SCK on which to sample the last data bit of the frame.
• Bit 4 changed from Reserved to SEE (System Error Enable) in register USBINTR_D and
USBINTR_H . See Table 395 and Table 396.
• Bit 4 changed from Reserved to SEI in register USBSTS_D and USBSTS_H. See Table 393 and
Table 394.
• Bit 4 changed from Reserved to SEE (System Error Enable) register USBINTR_D and USBINTR_H.
See Table 456 and Table 457.
• Bit 4 changed from Reserved to SEI register USBSTS_D and USBSTS_H. See Table 454 and
Table 455.
• Added Section 23.11, System error.
• Removed BUS_RST from Table 153.
• Added a remark on how to read the FLADJ register in Section 10.4.10 and Section 10.4.11.
• Added text: The USART3 boot mode is not supported for LPC18Sxx parts. See Section 4.1, Table 15,
Table 16, and Section 7.1
UM10430
User manual
All information provided in this document is subject to legal disclaimers.
Rev. 2.8 — 10 December 2015
© NXP B.V. 2015. All rights reserved.
5 of 1284
5 Page 
NXP Semiconductors
UM10430
LPC18xx User manual
Revision history …continued
Rev Date
Description
1.2
Modifications:
20120329
LPC18xx user manual.
• Chapter 18 updated.
• EEPROM memory location corrected in Figure 5.
• EEPROM memory access explained (Section 2.3.4).
• SDRAM low-power mode removed in Chapter 20.
• Motorcontrol PWM hardware noise filtering removed.
• Description of the QEI register VEL corrected.
• ISP commands for flash parts updated in Chapter 43.
• Chapter 38 updated.
• Appendix describing parts LPC18xx Rev ‘-’ removed.
• References to parts LPC18xx Rev ‘-’ removed throughout the document.
• Remove condition RTC_ALARM = LOW on reset for entering debug mode.
• Ethernet chapter updated: PPS and auxiliary timestamp features removed.
• Chapter 34 added.
• Reset value of bit ETB in the ETBCFG register changed to one (see Table 41).
• Connection of USB0_VBUS/USB1_VBUS signals added (Section 21.5.1).
• Description of ADC GDR register updated (Section 41.6.2).
• UART1 FIFOLVL register removed.
• Pin reset states updated in Table 113 and Table 114.
• SCT register map updated in Table 570.
• Changed maximum clock frequency for SWD and ETB access to 120 MHz in Chapter 45.
• Reduced and normal power modes removed in Chapter 9.
1.1
Modifications:
20111212
Preliminary LPC18xx user manual.
• SPIFI boot pins added to Table 12 and Table 13.
• Description of SPIFI boot mode added (Section 4.3.5.4).
• Chapter 19 added.
• PMUCON register removed in Chapter 8.
• Ethernet time stamp registers added (see Table 455).
• Reset value corrected for WWDT and CREG resets in Table 100.
• Maximum operating frequency corrected.
• Editorial updates.
• Use of SPIFI memory areas explained in Table 275.
1
20111202
Preliminary LPC18xx user manual.
Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: [email protected]
UM10430
User manual
All information provided in this document is subject to legal disclaimers.
Rev. 2.8 — 10 December 2015
© NXP B.V. 2015. All rights reserved.
11 of 1284
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet UM10430.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| UM10430 | LPC18xx ARM Cortex-M3 microcontroller | NXP Semiconductors |
| UM10437 | GreenChip 65 W TEA1738LT/T and TEA1703 demo board User manual | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |