|
|
PDF LA9703W Data sheet ( Hoja de datos )
| Número de pieza | LA9703W | |
| Descripción | Front End Processor | |
| Fabricantes | Sanyo Semicon Device | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de LA9703W (archivo pdf) en la parte inferior de esta página. Total 16 Páginas | ||
|
No Preview Available !
www.DataSheet.co.kr
Ordering number : EN7413
LA9703W
Monolithic Linear IC
Front End Processor for
DVD Player
Overview
The LA9703W is an RF signal-processing and servo error signal generation IC for DVD and CD playback.
A DVD player can be implemented by combining this IC with a DVD DSP product that includes a digital servo DSP.
Functions
• Generation of RF signal (with built-in RFAGC circuit).
• Generation of RF - peak detection.
• Generation of RF - bottom detection (time constant changeover).
• RF equalizer incorporated (fO, boost variable).
• FE Amplifier (Balance Adjustment VCA Built in).
• 3-beam Tracking Error Amplifier (Balance Adjustment VCA Built in).
• Reflect Amplifier.
• DPD Circuit.
• Push-pull TE amplifier.
• Wobble detection BPF built in.
• APC Circuit (two channels).
Specifications
Maximum Ratings at Ta = 25°C
Parameter
Symbol
Conditions
Maximum supply voltage
Allowable power dissipation
VCC max
Pd max
Ta≤70°C(Mounted on a board *)
Operating temperature
Topr
Storage temperature
Tstg
* Size: 114.3×76.1×1.6 mm Material: Glass epoxy
Operating Conditions at Ta = 25°C
Parameter
Recommended supply voltage
Operating supply voltage
Symbol
VCC
VCC op
Conditions
Ratings
6.0
500
-20 to +70
-40 to +150
Unit
V
mW
°C
°C
Ratings
5.0
4.65 to 5.35
Unit
V
V
Any and all SANYO Semiconductor products described or contained herein do not have specifications
that can handle applications that require extremely high levels of reliability, such as life-support systems,
aircraft's control systems, or other applications whose failure can be reasonably expected to result in
serious physical and/or material damage. Consult with your SANYO Semiconductor representative
nearest you before using any SANYO Semiconductor products described or contained herein in such
applications.
SANYO Semiconductor assumes no responsibility for equipment failures that result from using products
at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition
ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor
products described or contained herein.
92706 / O2605 MS OT B8-6304 No.7413-1/16
Datasheet pdf - http://www.DataSheet4U.net/
1 page  
www.DataSheet.co.kr
LA9703W
Operational Descriptions
(1) Customer amplifier
This IC includes a built-in high-band operational amplifier. Pin 1 is the noninverting input and pin 64 is the inverting
input. Pin 62 is the output.
If this circuit is not used, short pins 62 and 64, and connect pin 1 to pin 58.
(2) RF amplifier
The RF signal input differentially to pins 59 and 61 is passed through a VCA used for AGC and an equalizer and output
as a differential signal from pins 54 and 55. The peak level and DC level of the differential signal output from pins 54
and 55 are detected. The AGC VCA is controlled by the detected peak signal to form an AGC loop. The time constant
used for peak detection can be set with the value of the capacitor connected to pin 50. The AGC circuit can be set to a
fixed gain by setting pin 23 to the high level. Also note that a DC servo is formed by adding the detected DC value to
the AGC VCA front end. The DC servo band can be set with the value of the capacitor connected to pin 52.
Setting pin 25 to the high level increases the gain of the input stage amplifier for pins 59 and 61 by a factor of five.
(3) RF equalizer
The equalizer is switched by pin 26 between DVD mode (when pin 26 is high) and CD mode (when pin 26 is low). The
equalizer band is set by the value of the resistor connected between pin 57 and ground. The equalizer fO frequency can
be changed by changing the pin 34 DC voltage.
The amount of boost provided by the equalizer can be changed by changing the pin 33 DC voltage.
(4) Peak hold/bottom hold
The peak hold and bottom hold envelope waveforms for the differential signal output from pins 54 and 55 is output
from pins 47 and 46. When pin 24 is at the high level, the peak envelope detection time constant can be set with the
value of the resistor connected between pin 49 and ground. The bottom hold band can be roughly doubled by setting pin
31 to the low level.
(5) Reflection amplifier
The current signal input to pins 9 and 10 is converted to a voltage and summed using a summation amplifier. The pit
component is removed from the input signal with a low-pass filter. The summed signal is passed through the VCA that
adjusts the servo gain and is output from pin 38. The VCA that adjusts the servo gain is controlled by the DC voltage
applied to pin 32.
The gain is increased by another factor of 5 when pin 25 is at the high level.
(6) FE amplifier
The current signal input to pins 9 and 10 is converted to a voltage and after passing through a balance adjustment VCA,
the difference is taken. That signal is then passed through a servo gain adjustment VCA and output from pin 39. The
gain of the balance adjustment VCA can be adjusted by changing the DC voltage applied to pin 32.
The gain is increased by another factor of 5 when pin 25 is at the high level.
(7) TE amplifier (for 3-beam systems)
The current signal input to pins 13 and 14 is converted to a voltage and after passing through a balance adjustment VCA,
the difference is taken. That signal is then passed through a servo gain adjustment VCA and, after band switching,
output from pin 40. The gain of the balance adjustment VCA can be adjusted by changing the DC voltage applied to pin
36. This VCA, which adjusts the servo gain, is controlled by the DC voltage applied to pin 32. The band switching
circuit consists of a low-pass filter whose frequency is 30kHz when pin 31 is at the high level and whose frequency is
200kHz when pin 31 is low. Also, when pin 30 is at the low level, the output is shunted to SREF.
The gain is increased by another factor of 5 when pin 25 is at the high level.
No.7413-5/16
Datasheet pdf - http://www.DataSheet4U.net/
5 Page 
www.DataSheet.co.kr
Continued from preceding page.
Pin No.
Pin name
16 LDS1
18 LDS2
LA9703W
Equivalent circuit
20 LDTH
21 LDON1
22 LDON2
24 BCA
25 GU
27 DPD/TE
28 WO/PP
30 TH
31 XHTR
23 AGOF
26 DVD/CD
32 SGC
33 BST
Continued on next page.
No.7413-11/16
Datasheet pdf - http://www.DataSheet4U.net/
11 Page | ||
| Páginas | Total 16 Páginas | |
| PDF Descargar | [ Datasheet LA9703W.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| LA9703W | Front End Processor | Sanyo Semicon Device |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |