DataSheet.es    


PDF K4S280832K Data sheet ( Hoja de datos )

Número de pieza K4S280832K
Descripción 128Mb K-die SDRAM Specification
Fabricantes Samsung semiconductor 
Logotipo Samsung semiconductor Logotipo



Hay una vista previa y un enlace de descarga de K4S280832K (archivo pdf) en la parte inferior de esta página.


Total 15 Páginas

No Preview Available ! K4S280832K Hoja de datos, Descripción, Manual

K4S280832K
K4S281632K
Synchronous DRAM
128Mb K-die SDRAM Specification
54 TSOP-II
with Lead-Free & Halogen-Free
(RoHS compliant)
INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS,
AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE
CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHER-
WISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOL-
OGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT
GUARANTEE OR WARRANTY OF ANY KIND.
www.Data1S.hFeoert4uUp.dcaotmes or additional information about Samsung products, contact your nearest Samsung office.
2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar
applications where Product failure could result in loss of life or personal or physical harm, or any military or
defense application, or any governmental procurement to which special terms or provisions may apply.
* Samsung Electronics reserves the right to change products or specification without notice.
1 of 15
Rev. 1.23 March 2009

1 page




K4S280832K pdf
K4S280832K
K4S281632K
4.0 Package Physical Dimension
#54
#28
Synchronous DRAM
Unit : mm
#1
(1.50)
(R 0.15)
22.22 ± 0.10
(0.71)
0.80TYP
[0.80 ± 0.08]
Detail A
#27
(10°)
Detail B
(10°)
0.125
+0.075
- 0.035
0.10 MAX
[ 0.075 MAX
NOTE
1. ( ) IS REFERENCE
2. [ ] IS ASS’Y OUT QUALITY
Detail A
Detail B
0.30
+0.10
- 0.05
0.35
+0.10
- 0.05
54Pin TSOP(II) Package Dimension
0.25TYP
(0° ∼ 8°)
www.DataSheet4U.com
5 of 15
Rev. 1.23 March 2009

5 Page





K4S280832K arduino
K4S280832K
K4S281632K
13.0 AC Operating Test Conditions
Parameter
Input levels (VIH/VIL)
Input timing measurement reference level
Input rise and fall time
Output timing measurement reference level
Output load condition
Value
2.4/0.4
1.4
tr/tf = 1/1
1.4
See Fig. 2
Synchronous DRAM
(VDD = 3.3V ± 0.3V, TA = 0 to 70°C)
Unit
V
V
ns
V
Output
870
3.3V
1200
50pF
VOH (DC) = 2.4V, IOH = -2mA
VOL (DC) = 0.4V, IOL = 2mA
Output
Z0 = 50
VTT = 1.4V
50
50pF
(Fig. 1) DC output load circuit
(Fig. 2) AC output load circuit
14.0 Operating AC Parameter
(AC operating conditions unless otherwise noted)
Parameter
Row active to row active delay
RAS to CAS delay
Row precharge time
Row active time
Row cycle time
Last data in to row precharge
Last data in to Active delay
Last data in to new col. address delay
Last data in to burst stop
Col. address to col. address delay
Number of valid output data
Symbol
tRRD(min)
tRCD(min)
tRP(min)
tRAS(min)
tRAS(max)
tRC(min)
tRDL(min)
tDAL(min)
tCDL(min)
tBDL(min)
tCCD(min)
CAS latency=3
CAS latency=2
50 (x16 only)
10
15
15
40
55
-
Version
60 (x16 only)
12
18
18
42
100
60
2
2 CLK + tRP
1
1
1
2
75
15
20
20
45
65
1
Unit
ns
ns
ns
ns
us
ns
CLK
-
CLK
CLK
CLK
ea
Notes : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the
next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
www.Dat5a.SInhe1e0t04MUH.czoamnd below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported.
SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.
6. tRC =tRFC, tRDL = tWR.
11 of 15
Rev. 1.23 March 2009

11 Page







PáginasTotal 15 Páginas
PDF Descargar[ Datasheet K4S280832K.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
K4S280832A128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTLSamsung semiconductor
Samsung semiconductor
K4S280832B128M-bit SDRAMSamsung Electronics
Samsung Electronics
K4S280832C128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTLSamsung semiconductor
Samsung semiconductor
K4S280832E-TC75128Mb E-die SDRAM SpecificationSamsung semiconductor
Samsung semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar