DataSheet.es    


PDF GS880F18T-11 Data sheet ( Hoja de datos )

Número de pieza GS880F18T-11
Descripción 8Mb Sync Burst SRAMs
Fabricantes GSI Technology 
Logotipo GSI Technology Logotipo



Hay una vista previa y un enlace de descarga de GS880F18T-11 (archivo pdf) en la parte inferior de esta página.


Total 25 Páginas

No Preview Available ! GS880F18T-11 Hoja de datos, Descripción, Manual

100 Pin TQFP
Commercial Temp
Industrial Temp
Preliminary
GS880F18/36T-10/11/11.5/12/14
512K x 18, 256K x 36
8Mb Sync Burst SRAMs
www.D10atnaSshe-e1t44Un.csom
3.3V VDD
3.3V & 2.5V I/O
Features
• Flow through mode operation.
• 3.3V +10%/-5% Core power supply.
• 2.5V or 3.3V I/O supply.
• LBO pin for linear or interleaved burst mode.
• Internal input resistors on mode pins allow floating mode pins.
Default to Interleaved Pipelined Mode.
• Byte write (BW) and/or global write (GW) operation.
• Common data inputs and data outputs.
• Clock Control, registered, address, data, and control.
• Internal Self-Timed Write cycle.
• Automatic power-down for portable applications.
• 100-lead TQFP package
-10 -11 -11.5 -12 -14
Flow Through tKQ 10ns 11ns 11.5ns 12ns 14ns
2-1-1-1 tCycle 10ns 15ns 15ns 15ns 15ns
IDD 225mA 180mA 180mA 180mA 175mA
Functional Description
Applications
The GS880F18/32/36T is a 9,437,184 bit (8,388,608 bit for x32
version) high performance synchronous SRAM with a 2 bit burst
address counter. Although of a type originally developed for Level 2
Cache applications supporting high performance CPU’s, the device
now finds application in synchronous SRAM applications ranging from
DSP main store to networking chip set support.
Controls
Addresses, data I/O’s, chip enables (E1, E2, E3), address burst
control inputs (ADSP, ADSC, ADV) and write control inputs (Bx, BW,
GW) are synchronous and are controlled by a positive edge triggered
clock input (CK). Output enable (G) and power down control (ZZ) are
asynchronous inputs. Burst cycles can be initiated with either ADSP
or ADSC inputs. In Burst mode, subsequent burst addresses are
generated internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or interleave order
with the Linear Burst Order (LBO) input. The Burst function need not
be used. New addresses can be loaded on every cycle with no
degradation of chip performance.
Designing For Compatibility
The JEDEC Standard for Burst RAMS calls for a FT mode pin option
(pin 14 on TQFP). Board sites for Flow through Burst RAMS should
be designed with VSS connected to the FT pin location to ensure the
broadest access to multiple vendor sources. Boards designed with FT
pin pads tied low may be stuffed with GSI’s Pipeline/Flow through
configurable Burst RAMS or any vendor’s Flow through or
configurable Burst SRAM. Bumps designed with the FT pin location
tied High or floating must employ a non-configurable Flow through
Burst RAM, like this RAM, to achieve Flow through functionality.
88018/32/36TByte Write and Global Write
Byte write operation is performed by using byte write enable (BW)
input combined with one or more individual byte write signals (Bx). In
addition, Global Write (GW) is available for writing all bytes at one
time, regardless of the Byte Write control inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion (High) of
the ZZ signal, or by stopping the clock (CK). Memory data is retained
during Sleep mode.
Core and Interface Voltages
The GS880F18/32/36T operates on a 3.3V power supply and all
inputs/outputs are 3.3V and 2.5V compatible. Separate output power
(VDDQ) pins are used to de-couple output noise from the internal
circuit.
Rev: 1.03 3/2000
1/25
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2000, Giga Semiconductor, Inc.
N

1 page




GS880F18T-11 pdf
Preliminary
GS880F18/36T-10/11/11.5/12/14
TQFP Pin Description
Pin Location
37, 36
35, 34, 33, 32, 100, 99, 82, 81, 44, 45,
46, 47, 48, 49, 50, 43
80
63, 62, 59, 58, 57, 56, 53, 52
68, 69, 72, 73, 74, 75, 78, 79
13, 12, 9, 8, 7, 6, 3, 2
18, 19, 22, 23, 24, 25, 28, 29
51, 80, 1, 30
51, 80, 1, 30
58, 59, 62, 63, 68, 69, 72, 73, 74
8, 9, 12, 13, 18, 19, 22, 23, 24
51, 52, 53, 56, 57
75, 78, 79,
1, 2, 3, 6, 7
25, 28, 29, 30
16
66
87
93, 94
Symbol
A0, A1
Type
I
A2-17
I
A18
DQA1-DQA8
DQB1-DQB8
DQC1-DQC8
DQD1-DQD8
DQA9, DQB9,
DQC9, DQD9
NC
DQA1-DQA9
DQB1- DQB9
I
I/O
I/O
-
I/O
NC -
DP
QE
BW
BA, BB
I
O
I
I
95, 96
BC, BD
I
95, 96
89
88
98, 92
97
86
83
84, 85
64
31
15, 41, 65, 91
5,10,17, 21, 26, 40, 55, 60, 67, 71, 76, 90
4, 11, 20, 27, 54, 61, 70, 77
14, 16, 38, 39, 42, 66
NC
CK
GW
E1, E3
E2
G
ADV
ADSP, ADSC
ZZ
LBO
VDD
VSS
VDDQ
NC
-
I
I
I
I
I
I
I
I
I
I
I
I
-
Description
www.DataSheet4U.com
Address field LSB’s and Address Counter preset Inputs
Address Inputs
Address Inputs
Data Input and Output pins. (x32, x36 Version)
Data Input and Output pins.
No Connect (x32 Version)
Data Input and Output pins.
No Connect
Parity Input. 1 = Even, 0 = Odd.
Parity Error Out. Open Drain Output.
Byte Write. Writes all enabled bytes. Active Low.
Byte Write Enable for DQA, DQB Data I/O’s. Active Low.
Byte Write Enable for DQC, DQD Data I/O’s. Active Low. (x32, x36
Version)
No Connect (x18 Version)
Clock Input Signal. Active High.
Global Write Enable. Writes all bytes. Active Low.
Chip Enable. Active Low.
Chip Enable. Active High.
Output Enable. Active Low.
Burst address counter advance enable. Active Low.
Address Strobe (Processor, Cache Controller). Active Low.
Sleep Mode control. Active High.
Linear Burst Order mode. Active Low.
Core power supply.
I/O and Core Ground.
Output driver power supply.
No Connect.
Rev: 1.03 3/2000
5/25
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2000, Giga Semiconductor, Inc.
N

5 Page





GS880F18T-11 arduino
Preliminary
GS880F18/36T-10/11/11.5/12/14
Absolute Maximum Ratings
(All voltages reference to VSS)
www.DataSheet4U.com
Symbol
Description
Value
Unit
VDD
VDDQ
VCK
VI/O
VIN
IIN
IOUT
PD
TSTG
TBIAS
Voltage on VDD Pins
Voltage in VDDQ Pins
Voltage on Clock Input Pin
Voltage on I/O Pins
Voltage on Other Input Pins
Input Current on Any Pin
Output Current on Any I/O Pin
Package Power Dissipation
Storage Temperature
Temperature Under Bias
-0.5 to 4.6
-0.5 to VDD
-0.5 to 6
-0.5 to VDDQ+0.5 (4.6 V
max.)
-0.5 to VDD+0.5 (4.6 V max.)
+/- 20
+/- 20
1.5
-55 to 125
-55 to 125
V
V
V
V
V
mA
mA
W
oC
oC
Note:
Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended
Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of
this component.
Recommended Operating Conditions
Parameter
Symbol Min. Typ. Max. Unit Notes
Supply Voltage
I/O Supply Voltage
Input High Voltage
Input Low Voltage
Ambient Temperature (Commercial Range Versions)
Ambient Temperature (Industrial Range Versions)
VDD
VDDQ
VIH
VIL
TA
TA
3.135
2.375
1.7
-0.3
0
-40
3.3 3.6
V
2.5 VDD
--- VDD+0.3
--- 0.8
V
V
V
25 70 °C
25 85 °C
1
2
2
3
3
Note:
1. Unless otherwise noted, all performance specifications quoted are evaluated for worst case at both 2.75V VDDQ 2.375V (i.e. 2.5V I/O)
and 3.6V VDDQ 3.135V (i.e. 3.3V I/O) and quoted at whichever condition is worst case.
2. This device features input buffers compatible with both 3.3V and 2.5V I/O drivers.
3. Most speed grades and configurations of this device are offered in both Commercial and Industrial Temperature ranges. The part number of
Industrial Temperature Range versions end the character “I”. Unless otherwise noted, all performance specifications quoted are evaluated
for worst case in the temperature range marked on the device.
4. Input Under/overshoot voltage must be -2V > Vi < VDD+2V with a pulse width not to exceed 20% tKC.
Rev: 1.03 3/2000
11/25
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2000, Giga Semiconductor, Inc.
N

11 Page







PáginasTotal 25 Páginas
PDF Descargar[ Datasheet GS880F18T-11.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
GS880F18T-108Mb Sync Burst SRAMsGSI Technology
GSI Technology
GS880F18T-118Mb Sync Burst SRAMsGSI Technology
GSI Technology
GS880F18T-11.58Mb Sync Burst SRAMsGSI Technology
GSI Technology
GS880F18T-128Mb Sync Burst SRAMsGSI Technology
GSI Technology

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar