|
|
PDF WM8850 Data sheet ( Hoja de datos )
| Número de pieza | WM8850 | |
| Descripción | Multi Channel HDA CODEC | |
| Fabricantes | Wolfson Microelectronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de WM8850 (archivo pdf) en la parte inferior de esta página. Total 23 Páginas | ||
|
No Preview Available !
w
www.DataSheet4U.com
WM8850
Multi-Channel High Definition Audio CODEC
DESCRIPTION
FEATURES
The WM8850 is a high performance multi-channel audio
CODEC designed for high performance PC audio systems. The
device offers full compatibility with the Intel High Definition
Audio (HDA) specification revision 1.0, allowing seamless
integration with industry-standard HDA controllers.
The WM8850 has three high performance stereo DACs to
enable six channels of high definition audio, ideal for 5.1
channel applications. A high-performance ground-referenced
stereo headphone amplifier utilises advanced charge pump and
DC servo technology to minimise system cost and space
without compromise on audio quality. Line outputs provide a
high-quality differential connection to speaker amplifiers,
enabling common mode noise rejection when these traces are
routed across a PCB.
The WM8850 also has two high performance stereo ADCs to
provide Hi-Fi quality analogue line-in and microphone input
digitisation. A low noise microphone bias with programmable
output voltage is provided. Additionally, the CODEC contains a
digital microphone interface capable of supporting up to four
independent digital microphones. One differential stereo input
is provided for line level signals, while one pseudo-differential
stereo input with integrated microphone preamplifier is provided.
The WM8850 also contains a S/PDIF transceiver which is fully
compatible with IEC-60958-3. The S/PDIF receive and transmit
paths each contain a sample rate converter (SRC) to enable
asynchronous sample rate conversion between the S/PDIF
receive/transmit and HDA interface clock domains. An
additional S/PDIF transmitter is provided to allow direct output
of a stereo stream from the HDA interface.
• Multi-channel High Definition Audio CODEC
• Fully compatible with Intel High Definition Audio Revision 1.0
• 6-Channel DAC, 4-channel ADC
• DAC sampling frequency 8kHz - 192kHz
• ADC sampling frequency 8kHz - 96kHz
• DAC Performance:
- SNR 108 dB (‘A’ weighted)
- SNR 105dB (non weighted)
- THD -96dB (at 0dBFS)
• ADC Performance:
- SNR 105 dB (‘A’ weighted)
- SNR 102dB (non weighted)
- THD -95dB (at -1dBFS)
• Ground-referenced stereo headphone driver
• Differential line inputs/outputs
• Stereo microphone interface with integrated pre-amp
• Multi-channel digital microphone interface
• IEC-60958-3 compatible S/PDIF transceiver
• Additional IEC-60958-3 compatible S/PDIF transmitter
• Jack detect and load impedance sensing
• Beep generator
• GPIO functionality
• IEEE-754 Single precision 32-bit floating point support
• Power supplies
- Digital core: 1.62V – 1.98V
- Digital buffer: 2.97V – 3.63V
- Analogue:
4.5V – 5.5V
- Charge pump: 4.5V – 5.5V
• 48-pin 7mm x 7mm QFN package
APPLICATIONS
The WM8850 is supplied in a small 48-pin QFN package.
• High performance PC audio
• All-in-one desktop PC
• Notebook PC
WOLFSON MICROELECTRONICS plc
To receive regular email updates, sign up at http://www.wolfsonmicro.com/enews
Product Brief, January 2011, Rev 3.0
Copyright ©2011 Wolfson Microelectronics plc
1 page  
Product Brief
PIN DESCRIPTION
PIN NO
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
NAME
VIN1LP
VIN1LN
VIN1RP
VIN1RN
VIN2LP
VIN2LN
VIN2RP
VIN2RN
MICBIAS
GPIO1
GPIO2
SPDIFIN
/RESET
SYNC
SDO
BCLK
SDI
SPDIFOUT1
DBVDD
DGND
DCVDD
DMICCLK
DMICDAT1
DMICDAT2/
SPDIFOUT2
VOUT3RN
VOUT3RP
VOUT3LN
VOUT3LP
VOUT2RN
VOUT2RP
VOUT2LN
VOUT2LP
VOUT1R
VOUT1L
HPVSS
HPVDD
CFB2
HPGND
CFB1
CPCAP
CPVDD
AGND
AVDD
VREFP
VMID
VREFN
JACKDET1
JACKDET2
TYPE
Analogue input
Analogue input
Analogue input
Analogue input
Analogue input
Analogue input
Analogue input
Analogue input
Analogue output
Digital input / output
Digital input / output
Digital input
Digital input
Digital input
Digital input
Digital input
Digital input / output
Digital output
Supply input
Supply input
Supply input
Digital output
Digital input
Digital input / output
Analogue output
Analogue output
Analogue output
Analogue output
Analogue output
Analogue output
Analogue output
Analogue output
Analogue output
Analogue output
Supply output
Supply output
Analogue output
Supply input
Analogue output
Supply output
Supply input
Supply input
Supply input
Analogue output
Analogue output
Analogue output
Analogue output
Analogue output
wwWwM.D8a8ta5S0heet4U.com
DESCRIPTION
Left channel 1 positive input
Left channel 1 negative input
Right channel 1 positive input
Right channel 1 negative input
Left channel 2 positive input
Left channel 2 negative input
Right channel 2 positive input
Right channel 2 negative input
Microphone bias output
General purpose digital input/output 1
General purpose digital input/output 2
S/PDIF Input
Global reset (active low)
HDA frame sync, 48kHz
Serial data output from HDA controller
HDA Link bit clock, 24MHz
Serial data input to HDA controller
S/PDIF output 1
Digital buffer supply input
Digital ground (return for DBVDD and DCVDD)
Digital core supply input
Digital microphone clock output
Digital microphone data input 1
Digital microphone data input 2 /
S/PDIF output 2
Right channel 3 negative output
Right channel 3 positive output
Left channel 3 negative output
Left channel 3 positive output
Right channel 2 negative output
Right channel 2 positive output
Left channel 2 negative output
Left channel 2 positive output
Right channel 1 output
Left channel 1 output
Charge pump negative supply decoupling point
Charge pump positive supply decoupling point
Charge pump flyback capacitor pin 2
Charge pump ground (return path for HPVDD and HPVSS)
Charge pump flyback capacitor pin 1
Internally generated regulated charge pump supply decoupling point
Charge pump supply input
Analogue ground (return path for AVDD and CPVDD)
Analogue supply input
Analogue positive reference decoupling point
Midrail voltage decoupling point
Analogue negative reference decoupling point
Jack detect sense 1
Jack detect sense 2
w
Product Brief, January 2011, Rev 3.0
5
5 Page 
Product Brief
wwWwM.D8a8ta5S0heet4U.com
Test Conditions
AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, TA = +25oC, 1kHz signal, fs = 48kHz, 24-bit data unless otherwise stated.
PARAMETER
SYMBOL
Digital Microphone Interface
Digital Microphone Clock
Frequencies
TEST CONDITIONS
MIN TYP MAX UNIT
1.024
1.4112
2.048
2.8224
3.072
MHz
Signal to Noise Ratio
SNR
96 dB
Minimum Digital Gain
Setting
Maximum Digital Gain
Setting
-12 dB
+32 dB
Digital Gain Step Size
0.5 dB
w
Product Brief, January 2011, Rev 3.0
11
11 Page | ||
| Páginas | Total 23 Páginas | |
| PDF Descargar | [ Datasheet WM8850.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| WM8850 | Multi Channel HDA CODEC | Wolfson Microelectronics |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |