|
|
PDF CAT5419 Data sheet ( Hoja de datos )
| Número de pieza | CAT5419 | |
| Descripción | Dual Digitally Programmable Potentiometer (DPP) | |
| Fabricantes | Catalyst Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CAT5419 (archivo pdf) en la parte inferior de esta página. Total 16 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
CAT5419
Dual Digitally Programmable Potentiometers (DPP™)
with 64 Taps and 2-wire Interface
FEATURES
Two linear-taper digital potentiometers
64 resistor taps per potentiometer
End to end resistance 2.5kΩ, 10kΩ, 50kΩ or
100kΩ
Potentiometer control and memory access via
2-wire Interface (I2C like)
Low wiper resistance, typically 80
Four non-volatile wiper settings for each
potentiometer
Recall of wiper settings at power up
2.5 to 6.0 volt operation
Standby current less than 1µA
1,000,000 nonvolatile WRITE cycles
100 year nonvolatile memory data retention
24-lead SOIC and 24-lead TSSOP
Write protection for data register
DESCRIPTION
The CAT5419 is two Digitally Programmable
Potentiometers (DPP™) integrated with control logic
and 16 bytes of NVRAM memory.
A separate 6-bit control register (WCR) independently
controls the wiper tap position for each DPP.
Associated with each wiper control register are four 6-
bit non-volatile memory data registers (DR) used for
storing up to four wiper settings. Writing to the wiper
control register or any of the non-volatile data regis-
ters is via a 2-wire serial bus (I2C-like). On power-up,
the contents of the first data register (DR0) for each of
the two potentiometers is automatically loaded into its
respective wiper control registers (WCR).
The Write Protection (¯W¯P¯) pin protects against
inadvertent programming of the data register.
The CAT5419 can be used as a potentiometer or as a
two terminal, variable resistor. It is intended for circuit
level or system level adjustments in a wide variety of
applications.
PIN CONFIGURATION
SOIC (W)
(top view)
VCC
RL0
RH0
RW0
A2
¯W¯P¯
SDA
A1
RL1
RH1
RW1
GND
1 24
2 23
3 22
4 21
5 20
6 CAT 19
7 5419 18
8 17
9 16
10 15
11 14
12 13
NC
NC
NC
NC
A0
NC
A3
SCL
NC
NC
NC
NC
TSSOP (Y)
(top view)
SDA 1
24 ¯W¯P¯
A1 2
23 A2
RL1 3
22 RW0
RH1
RW1
GND
NC
4 21
5 20
6 CAT 19
7 5419 18
RH0
RL0
VCC
NC
NC 8
17 NC
NC 9
16 NC
NC 10
15 NC
SCL 11
14 A0
A3 12
13 NC
For Ordering Information details, see page 15.
FUNCTIONAL DIAGRAM
RH0 RH1
SCL
SDA
WP
A0
A1
A2
A3
2-WIRE BUS
INTERFACE
WIPER
CONTROL
REGISTERS
RW0
CONTROL
LOGIC
NONVOLATILE
DATA
REGISTERS
RW1
RL0 RL1
© Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
1
Doc. No. MD-2115 Rev. H
1 page  
www.DataCShAeetT4U5.c4om19
WRITE CYCLES LIMITS
Symbol Parameter
Max Units
tWR Write Cycle Time
5 ms
The write cycle is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the write
cycle, the bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave address.
RELIABILITY CHARACTERISTICS
Over recommended operating conditions unless otherwise stated.
Symbol Parameter
Reference Test Method
Min Typ
NEND(1)
TDR(1)
VZAP(1)
ILTH(1)(2)
Endurance
Data Retention
ESD Susceptibility
Latch-Up
MIL-STD-883, Test Method 1033
MIL-STD-883, Test Method 1008
MIL-STD-883, Test Method 3015
JEDEC Standard 17
1,000,000
100
2000
100
Note:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2) tPUR and tPUW are the delays required from the time VCC is stable until the specified operation can be initiated.
Max
Units
Cycles/Byte
Years
Volts
mA
Figure 1. Bus Timing
tF tHIGH tR
tLOW
tLOW
SCL
tSU:STA
tHD:DAT
tHD:STA
tSU:DAT
SDA IN
SDA OUT
tAA tDH
tSU:STO
tBUF
Figure 2. Write Cycle Timing
SCL
SDA
8TH BIT
BYTE n
ACK
Figure 3. Start/Stop Timing
SDA
SCL
© Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
START BIT
tWR
STOP
CONDITION
START
CONDITION
ADDRESS
STOP BIT
5 Doc. No. MD-2115 Rev. H
5 Page 
Figure 10. Increment/Decrement Timing Limits
INC/DEC
Command
Issued
SCL
SDA
Voltage Out
RW
www.DataCShAeetT4U5.c4om19
tWRID
INSTRUCTION FORMAT
Read Wiper Control Register (WCR)
S DEVICE ADDRESSES A
INSTRUCTION
T
A
0
1
0
1
A3
A2
A1
A0
C
K
1
0
0
1
0
0
0
R
T
A DATA A S
P0
C
K
7
0
6
0
5
4
3
2
1
0
C
K
T
O
P
Write Wiper Control Register (WCR)
S DEVICE ADDRESSES A
INSTRUCTION
T
A
0
1
0
1
A3
A2
A1
A0
C
K
1
0
1
0
0
0
0
R
T
A DATA A S
P0
C
K
7
0
6
0
5
4
3
2
1
0
C
K
T
O
P
Read Data Register (DR)
S DEVICE ADDRESSES A
INSTRUCTION
A
DATA
AS
T
A
0
1
0
1
A3
A2
A1
A0
C
K
1
0
1
1
R1
R0
R
0
P0
C
K
7
0
6
0
5
4
3
2
1
0
C
K
T
O
P
T
Write Data Register (DR)
S DEVICE ADDRESSES A
INSTRUCTION
A
DATA
AS
T
A
0
1
0
1
A3
A2
A1
A0
C
K
1
1
0
0
R1
R0
R
0
P0
C
K
7
0
6
0
5
4
3
2
1
0
C
K
T
O
P
T
© Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
11
Doc. No. MD-2115 Rev. H
11 Page | ||
| Páginas | Total 16 Páginas | |
| PDF Descargar | [ Datasheet CAT5419.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CAT5411 | Dual Digitally Programmable Potentiometers (DPP) with 64 Taps and SPI Interface | Catalyst Semiconductor |
| CAT5411 | Dual Digital Potentiometer |  ON Semiconductor |
| CAT5419 | Dual Digital Potentiometer | ON Semiconductor |
| CAT5419 | Dual Digitally Programmable Potentiometer (DPP) | Catalyst Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |