|
|
PDF ADM1065 Data sheet ( Hoja de datos )
| Número de pieza | ADM1065 | |
| Descripción | Super Sequencer and Monitor | |
| Fabricantes | Analog Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ADM1065 (archivo pdf) en la parte inferior de esta página. Total 28 Páginas | ||
|
No Preview Available !
Data Sheet
FEATURES
Complete supervisory and sequencing solution for up to
10 supplies
10 supply fault detectors enable supervision of supplies to
<0.5% accuracy at all voltages at 25°C
<1.0% accuracy across all voltages and temperatures
5 selectable input attenuators allow supervision of supplies to
14.4 V on VH
6 V on VP1 to VP4 (VPx)
5 dual-function inputs, VX1 to VX5 (VXx)
High impedance input to supply fault detector with
thresholds between 0.573 V and 1.375 V
General-purpose logic input
10 programmable driver outputs, PDO1 to PDO10 (PDOx)
Open-collector with external pull-up
Push/pull output driven to VDDCAP or VPx
Open collector with weak pull-up to VDDCAP or VPx
Internally charge-pumped high drive for use with external
N-FET (PDO1 to PDO6 only)
Sequencing engine (SE) implements state machine control of
PDO outputs
State changes conditional on input events
Enables complex control of boards
Power-up and power-down sequence control
Fault event handling
Interrupt generation on warnings
Watchdog function can be integrated in SE
Program software control of sequencing through SMBus
Device powered by the highest of VPx, VH for improved
redundancy
User EEPROM: 256 bytes
Industry-standard 2-wire bus interface (SMBus)
Guaranteed PDO low with VH, VPx = 1.2 V
Available in 40-lead, 6 mm × 6 mm LFCSP and
48-lead, 7 mm × 7 mm TQFP packages
APPLICATIONS
Central office systems
Servers/routers
Multivoltage system line cards
DSP/FPGA supply sequencing
In-circuit testing of margined supplies
Super Sequencer and Monitor
ADM1065
FUNCTIONAL BLOCK DIAGRAM
REFOUT REFGND SDA SCL A1 A0
ADM1065
VREF
SMBus
INTERFACE
EEPROM
VX1
VX2
VX3
VX4
VX5
VP1
VP2
VP3
VP4
VH
AGND
VDDCAP
DUAL-
FUNCTION
INPUTS
(LOGIC INPUTS
OR
SFDs)
PROGRAMMABLE
RESET
GENERATORS
(SFDs)
SEQUENCING
ENGINE
CONFIGURABLE
OUTPUT
DRIVERS
(HV CAPABLE OF
DRIVING GATES
OF N-FET)
CONFIGURABLE
OUTPUT
DRIVERS
(LV CAPABLE
OF DRIVING
LOGIC SIGNALS)
VDD
ARBITRATOR
VCCP
GND
Figure 1.
PDO1
PDO2
PDO3
PDO4
PDO5
PDO6
PDO7
PDO8
PDO9
PDO10
PDOGND
GENERAL DESCRIPTION
The ADM1065 Super Sequencer® is a configurable supervisory/
sequencing device that offers a single-chip solution for supply
monitoring and sequencing in multiple-supply systems.
The device also provides up to 10 programmable inputs for moni-
toring undervoltage faults, overvoltage faults, or out-of-window
faults on up to 10 supplies. In addition, 10 programmable outputs
can be used as logic enables. Six of these programmable outputs
can each provide up to a 12 V output for driving the gate of an
N-FET that can be placed in the path of a supply.
The logical core of the device is a sequencing engine. This state
machine-based construction provides up to 63 different states.
This design enables very flexible sequencing of the outputs
based on the condition of the inputs.
The ADM1065 is controlled via configuration data that can be
programmed into an EEPROM. The whole configuration can
be programmed using an intuitive GUI-based software package
provided by Analog Devices, Inc.
For more information about the ADM1065 register map, refer
to the AN-698 Application Note at www.analog.com.
Rev. E
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityisassumedbyAnalogDevices for itsuse,nor foranyinfringementsofpatentsor other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2004–2015 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
1 page  
Data Sheet
ADM1065
SPECIFICATIONS
VH = 3.0 V to 14.4 V1, VPx = 3.0 V to 6.0 V1, TA = −40°C to +85°C, unless otherwise noted.
Table 1.
Parameter
POWER SUPPLY ARBITRATION
VH, VPx
VPx
VH
VDDCAP
CVDDCAP
POWER SUPPLY
Supply Current, IVH, IVPx
Additional Currents
All PDO FET Drivers On
Current Available from VDDCAP
EEPROM Erase Current
SUPPLY FAULT DETECTORS
VH Pin
Input Impedance
Input Attenuator Error
Detection Ranges
High Range
Midrange
VPx Pins
Input Impedance
Input Attenuator Error
Detection Ranges
Midrange
Low Range
Ultralow Range
VXx Pins
Input Impedance
Detection Ranges
Ultralow Range
Absolute Accuracy
Threshold Resolution
Digital Glitch Filter
REFERENCE OUTPUT
Reference Output Voltage
Load Regulation
Minimum Load Capacitance
PSRR
Min
3.0
2.7
10
6
2.5
2.5
1.25
0.573
1
0.573
2.043
1
Typ Max Unit Test Conditions/Comments
V Minimum supply required on one of VH, VPx
6.0 V Maximum VDDCAP = 5.1 V typical
14.4 V VDDCAP = 4.75 V
4.75 5.4
V Regulated LDO output
µF Minimum recommended decoupling
capacitance
4.2 6
mA VDDCAP = 4.75 V, PDO1 to PDO10 off
1
2
10
mA VDDCAP = 4.75 V, PDO1 to PDO6 loaded with
1 µA each, PDO7 to PDO10 off
mA Maximum additional load that can be drawn
from all PDO pull-ups to VDDCAP
mA 1 ms duration only, VDDCAP = 3 V
52
±0.05
52
±0.05
8
0
100
2.048
−0.25
0.25
60
14.4
6
6
3
1.375
1.375
±1
2.053
kΩ
% Midrange and high range
V
V
kΩ
% Low range and midrange
V
V
V No input attenuation error
MΩ
V No input attenuation error
% VREF error + DAC nonlinearity + comparator
offset error + input attenuation error
Bits
µs Minimum programmable filter length
µs Maximum programmable filter length
V No load
mV Sourcing current
mV Sinking current
µF Capacitor required for decoupling, stability
dB DC
Rev. E | Page 5 of 28
5 Page 
Data Sheet
14
12
10
8
6
4
2
0
0 2.5 5.0 7.5 10.0 12.5 15.0
ILOAD (µA)
Figure 11. Charge-Pumped VPDO1 (FET Drive Mode) vs. ILOAD
5.0
4.5
4.0
3.5
3.0
2.5
VP1 = 3V
2.0
VP1 = 5V
1.5
1.0
0.5
0
012345
ILOAD (mA)
Figure 12. VPDO1 (Strong Pull-Up to VPx) vs. ILOAD
6
ADM1065
4.5
4.0
3.5
VP1 = 5V
3.0
2.5
VP1 = 3V
2.0
1.5
1.0
0.5
0
0 10 20 30 40 50
ILOAD (µA)
Figure 13. VPDO1 (Weak Pull-Up to VPx) vs. ILOAD
2.058
60
2.053
2.048
2.043
VP1 = 3.0V
VP1 = 4.75V
2.038
–40
–20
0 20 40 60
TEMPERATURE (°C)
80 100
Figure 14. REFOUT vs. Temperature
Rev. E | Page 11 of 28
11 Page | ||
| Páginas | Total 28 Páginas | |
| PDF Descargar | [ Datasheet ADM1065.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ADM1060 | Communications System Supervisory/Sequencing Circuit | Analog Devices |
| ADM1062 | Super Sequencer with Margining Control and Temperature Monitoring | Analog Devices |
| ADM1063 | Multisupply Supervisor/Sequencer | Analog Devices |
| ADM1064 | Super Sequencer with Voltage Readback ADC | Analog Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |