|
|
PDF LC74725M Data sheet ( Hoja de datos )
| Número de pieza | LC74725M | |
| Descripción | On-Screen Display Controller LSI | |
| Fabricantes | Sanyo Semicon Device | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de LC74725M (archivo pdf) en la parte inferior de esta página. Total 16 Páginas | ||
|
No Preview Available !
Ordering number : EN5213A
CMOS LSI
LC74725, 74725M
On-Screen Display Controller LSI
Overview
The LC74725 and LC74725M are built-in EDS on-screen
display controller CMOS LSI products that display
characters and patterns on a TV screen under
microprocessor control. The characters displayed have an
8 × 8 dot format, and a dot interpolation function is
provided. These LSIs can display ten lines of
24 characters each.
Features
• Display format: 24 characters by 10 lines (up to
240 characters)
• Character format: 8 (horizontal) × 8 (vertical) dots
(interpolation function provided)
• Character sizes: Two horizontal and two vertical sizes
• Characters in font: 64 characters
• Initial display positions: 64 horizontal positions and
64 vertical positions
• Blinking: Specifiable on a per-character basis
• Blinking types: Two periods, 1.0 second and 0.5 second
• Blue background screen display: Available in internal
synchronization mode
• External control input: 8-bit serial input format
• Built-in sync separator circuit
• EDS support
• Video outputs: Composite video signal output in either
NTSC or PAL-M
• Package: 24-pin plastic DIP (300 mil)
24-pin plastic MFP (375 mil)
Package Dimensions
unit: mm
3067-DIP24S
[LC7425]
3045B-MFP24
[LC7425M]
SANYO: DIP24S
SANYO: MFP24
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN
41096HA (OT)/O3195HA (OT) No. 5213-1/16
1 page  
LC74725, 74725M
Note: CPDT goes to the high-impedance state when CS2 is high.
Figure 2 EDS Serial Output Test Conditions (N-Channel Open-Drain Circuit)
Note: The O/E signal is output from the SYNCJDG pin when SEL0 is high.
LN21 outputs the even field when MOD0 is low, and both fields when MOD0 is high.
Figure 3 O/E and LN21 Output Timing
No. 5213-5/16
5 Page 
LC74725, 74725M
Second byte
DA0 to DA7
7
6
5
4
3
2
1
0
Register name
—
LC
HP5
(MSB)
HP4
HP3
HP2
HP1
HP0
(LSB)
State
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Register content
Function
Second byte identification bit
An LC oscillator is used for the dot clock.
A crystal oscillator is used for the dot clock.
If HS is the horizontal start position then:
5
HS = Tc × (2Σ 2nHPn)
n=0
Tc: Period of the oscillator connected to OSCIN/OSCOUT in
operating mode.
Note
Selects the dot clock used in horizontal
character display.
The horizontal display start position is
set by the 6 bits HP0 to HP5.
The weight of bit 1 is 2Tc.
| COMMAND4 (Display control setup command)
First byte
DA0 to DA7
7
6
5
4
3
2
1
0
Register name
—
—
—
—
TSTMOD
RAMERS
OSCSTP
SYSRST
State
1
1
0
0
0
1
0
1
0
1
0
1
Register content
Function
Command 4 identification code
Display control setup
Normal operating mode
Test mode
Erase display RAM (set to 3F hexadecimal)
Do not stop the crystal oscillator and LC oscillator circuits.
Stop the crystal oscillator and LC oscillator circuits.
Reset all registers and turn the display off.
Second byte
DA0 to DA7
7
6
5
4
3
2
1
0
Register name
—
EGL
NON
EG
BK1
BK0
RV
DSPON
State
0
0
1
0
1
0
1
0
1
Register content
Function
Second byte identification bit
Border level 0 (VBK0)
Border level 1 (VBK1)
Interlaced (262.5H per field)
Noninterlaced (263H per field)
Border off
Border on
Blinking period: about 0.5 s
Blinking period: about 1.0 s
0 Blinking off
1 Blinking on
0 Reverse (character reversing) off
1 Reverse (character reversing) on
0 Character display off
1 Character display on
Note
This bit must be zero.
The RAM erase operation requires about
500 µs (It is executed in the DSPOFF state.)
Valid when character display is off in
external synchronization mode.
Reset occurs when the CS1 pin is low, and
the reset is cleared when CS1 goes high.
Note
Switches the border level
Switches between interlaced and
noninterlaced
Switches the blinking period.
When blinking is specified for reversed
characters, the blinking will be between
normal character and reversed character
display.
No. 5213-11/16
11 Page | ||
| Páginas | Total 16 Páginas | |
| PDF Descargar | [ Datasheet LC74725M.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| LC74725 | On-Screen Display Controller LSI | Sanyo Semicon Device |
| LC74725M | On-Screen Display Controller LSI | Sanyo Semicon Device |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |