|
|
Número de pieza | KK74AC163 | |
Descripción | Presettable Counters High-Speed Silicon-Gate CMOS | |
Fabricantes | KODENSHI KOREA | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de KK74AC163 (archivo pdf) en la parte inferior de esta página. Total 9 Páginas | ||
No Preview Available ! TECHNICAL DATA
www.DataSheet4U.com
Presettable Counters
High-Speed Silicon-Gate CMOS
KK74AC163
The KK74AC163 is identical in pinout to the LS/ALS163,
HC/HCT163. The device inputs are compatible with standard CMOS
outputs; with pullup resistors, they are compatible with LS/ALS outputs.
The KK74AC163 is programmable 4-bit synchronous modulo-16
counter that feature parallel Load, synchronous Reset, a Carry Output for
cascading and count-enable controls.
The KK74AC163 is binary counter with synchronous Reset.
• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 2.0 to 6.0 V
• Low Input Current: 1.0 µA; 0.1 µA @ 25° C
• High Noise Immunity Characteristic of CMOS Devices
• Outputs Source/Sink 24 mA
ORDERING INFORMATION
KK74AC163N Plastic
KK74AC163D SOIC
TA = -40° to 85° C for all packages
LOGIC DIAGRAM
PIN ASSIGNMENT
PIN 16 =VCC
PIN 8 = GND
FUNCTION TABLE
Inputs
Outputs
Reset Load Enable Enable Clock Q0 Q1 Q2 Q3
PT
Function
LX
X
X
L L L L Reset to “0”
HL
X
X
P0 P1 P2 P3 Preset Data
HH
X
L
No change
No count
HH
L
X
No change
No count
HH
H
H
Count up
Count
XX
X
X
No change
No count
X=don’t care
P0,P1,P2,P3 = logic level of Data inputs
Ripple Carry Out = Enable T • Q0 • Q1 • Q2 • Q3
1
1 page KK74AC163
www.DataSheet4U.com
TIMING REQUIREMENTS (CL=50pF,Input tr=tf=3.0 ns)
Symbol
Parameter
VCC
V
tsu Minimum Setup Time, Preset Data Inputs to
Clock (Figure 4)
3.3
5.0
th Minimum Hold Time, Clock to Preset Data Inputs 3.3
(Figure 4)
5.0
tSU Minimum Setup Time, Reset to Clock
(Figure 3)
3.3
5.0
th Minimum Hold Time, Clock to Reset (Figure 3) 3.3
5.0
tsu Minimum Setup Time, Load to Clock (Figure 5) 3.3
5.0
th Minimum Hold Time, Clock to Load or Preset 3.3
Data Inputs (Figure 5)
5.0
tsu Minimum Setup Time, Enable T or Enable P to 3.3
Clock (Figure 5)
5.0
th Minimum Hold Time, Clock to Enable T or
Enable P (Figure 5)
3.3
5.0
tw Minimum Pulse Width, (Load) (Figure 3)
3.3
5.0
tw Minimum Pulse Width, (Count) (Figure 3)
3.3
5.0
Guaranteed Limit
+25° C
-40° C
to +85° C
13.5 16.0
8.5 10.5
-1.0 -0.5
00
14 16.5
9.5 11.0
-1.0 -0.5
-0.5 0
11.5 14.0
7.5 8.5
-1.0 -0.5
-0.5 0
6.0 7.0
4.5 5.0
00
0 0.5
3.5 4.0
2.5 3.0
4.0 4.5
3.0 3.5
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
5
5 Page |
Páginas | Total 9 Páginas | |
PDF Descargar | [ Datasheet KK74AC163.PDF ] |
Número de pieza | Descripción | Fabricantes |
KK74AC161 | Presettable Counter High-Speed Silicon-Gate CMOS | KODENSHI KOREA |
KK74AC163 | Presettable Counters High-Speed Silicon-Gate CMOS | KODENSHI KOREA |
KK74AC164 | 8-Bit Serial-Input/Parallel-Output Shift register High-Speed Silicon-Gate CMOS | KODENSHI KOREA |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |