DataSheet.es    


PDF CY14B256KA Data sheet ( Hoja de datos )

Número de pieza CY14B256KA
Descripción 256 Kbit (32K x 8) nvSRAM
Fabricantes Cypress Semiconductor 
Logotipo Cypress Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de CY14B256KA (archivo pdf) en la parte inferior de esta página.


Total 26 Páginas

No Preview Available ! CY14B256KA Hoja de datos, Descripción, Manual

CY14B256KA
256 Kbit (32K x 8) nvSRAM with
Real Time Clock
Features
256 Kbit nvSRAM
25 ns and 45 ns access times
Internally organized as 32K x 8 (CY14B256KA)
Hands off automatic STORE on power down with only a small
capacitor
STORE to QuantumTrap nonvolatile elements is initiated by
software, hardware, or AutoStore on power down
RECALL to SRAM initiated on power up or by software
High Reliability
Infinite Read, Write, and RECALL cycles
1 Million STORE cycles to QuantumTrap
20 year data retention
Real Time Clock
Full featured Real Time Clock
Watchdog timer
Clock alarm with programmable interrupts
Capacitor or battery backup for RTC
Backup current of 0.35 uA (Typ)
Industry Standard Configurations
Single 3V +20%, -10% operation
Industrial temperature
48-pin SSOP package
Pb-free and RoHS compliance
Functional Description
The Cypress CY14B256KA combines a 256 Kbit nonvolatile
static RAM with a full featured real time clock in a monolithic
integrated circuit. The embedded nonvolatile elements incor-
porate QuantumTrap technology producing the world’s most
reliable nonvolatile memory. The SRAM is read and written an
infinite number of times, while independent nonvolatile data
resides in the nonvolatile elements.
The Real Time Clock function provides an accurate clock with
leap year tracking and a programmable, high accuracy oscillator.
The alarm function is programmable for periodic minutes, hours,
days, or months alarms. There is also a programmable watchdog
timer for process control.
Logic Block Diagram
A5
A6
A7
A8
A9
www.DataSheet4U.cAom11
A 12
A 13
A 14
DQ 0
DQ 1
DQ 2
DQ 3
DQ 4
DQ 5
DQ 6
DQ 7
QuantumTrap
512 X 512
STORE
STATIC RAM
ARRAY
512 X 512
RECALL
COLUMN IO
COLUMN DEC
A0 A1 A2 A3 A4 A10
VCC
VCAP
POWER
CONTROL
STORE/
RECALL
CONTROL
VRTCbat
VRTCcap
HSB
SOFTWARE
DETECT
-A14 A0
RTC
MUX
xout
xin
INT
-A14 A0
OE
CE
WE
Cypress Semiconductor Corporation • 198 Champion Court
Document #: 001-55720 Rev. *A
• San Jose, CA 95134-1709 • 408-943-2600
Revised December 08, 2009
[+] Feedback

1 page




CY14B256KA pdf
CY14B256KA
a pull up on WE to hold it inactive during power up. This pull up
is only effective if the WE signal is tristate during power up. Many
MPUs tristate their controls on power up. This must be Verified
when using the pull up. When the nvSRAM comes out of
power-on-recall, the MPU must be active or the WE held inactive
until the MPU comes out of reset.
To reduce unnecessary nonvolatile stores, AutoStore and
Hardware STORE operations are ignored unless at least one
write operation has taken place since the most recent STORE or
RECALL cycle. Software initiated STORE cycles are performed
regardless of whether a write operation has taken place.
The HSB signal is monitored by the system to detect if an
AutoStore cycle is in progress.
Hardware STORE (HSB) Operation
The CY14B256KA provides the HSB pin to control and
acknowledge the STORE operations. The HSB pin is used to
request a Hardware STORE cycle. When the HSB pin is driven
LOW, the CY14B256KA conditionally initiates a STORE
operation after tDELAY. An actual STORE cycle begins only if a
write to the SRAM has taken place since the last STORE or
RECALL cycle. The HSB pin also acts as an open drain driver
that is internally driven LOW to indicate a busy condition when
the STORE (initiated by any means) is in progress.
SRAM write operations that are in progress when HSB is driven
LOW by any means are given time (tDELAY) to complete before
the STORE operation is initiated. However, any SRAM write
cycles requested after HSB goes LOW are inhibited until HSB
returns HIGH. In case the write latch is not set, HSB is not driven
LOW by the CY14B256KA. But any SRAM read and write cycles
are inhibited until HSB is returned HIGH by MPU or other
external source.
During any STORE operation, regardless of how it is initiated,
the CY14B256KA continues to drive the HSB pin LOW, releasing
it only when the STORE is complete. Upon completion of the
wwwS.DTaOtaRSEheoept4eUra.ctoiomn, the CY14B256KA remains disabled until the
HSB pin returns HIGH. Leave the HSB unconnected if it is not
used.
Hardware RECALL (Power Up)
During power up or after any low power condition
(VCC< VSWITCH), an internal RECALL request is latched. When
VCC again exceeds the VSWITCH on powerup, a RECALL cycle
is automatically initiated and takes tHRECALL to complete. During
this time, the HSB pin is driven LOW by the HSB driver and all
reads and writes to nvSRAM are inhibited.
Software STORE
Data is transferred from SRAM to the nonvolatile memory by a
software address sequence. The CY14B256KA Software
STORE cycle is initiated by executing sequential CE or OE
controlled read cycles from six specific address locations in
exact order. During the STORE cycle, an erase of the previous
nonvolatile data is first performed, followed by a program of the
nonvolatile elements. After a STORE cycle is initiated, further
input and output are disabled until the cycle is completed.
Because a sequence of reads from specific addresses is used
for STORE initiation, it is important that no other read or write
accesses intervene in the sequence, or the sequence is aborted
and no STORE or RECALL takes place.
To initiate the Software STORE cycle, the following read
sequence must be performed:
1. Read address 0x0E38 Valid READ
2. Read address 0x31C7 Valid READ
3. Read address 0x03E0 Valid READ
4. Read address 0x3C1F Valid READ
5. Read address 0x303F Valid READ
6. Read address 0x0FC0 Initiate STORE cycle
The software sequence may be clocked with CE controlled reads
or OE controlled reads, with WE kept HIGH for all the six READ
sequences. After the sixth address in the sequence is entered,
the STORE cycle commences and the chip is disabled. HSB is
driven LOW. After the tSTORE cycle time is fulfilled, the SRAM is
activated again for the read and write operation.
Software RECALL
Data is transferred from nonvolatile memory to the SRAM by a
software address sequence. A Software RECALL cycle is
initiated with a sequence of read operations in a manner similar
to the Software STORE initiation. To initiate the RECALL cycle,
the following sequence of CE or OE controlled read operations
must be performed:
1. Read address 0x0E38 Valid READ
2. Read address 0x31C7 Valid READ
3. Read address 0x03E0 Valid READ
4. Read address 0x3C1F Valid READ
5. Read address 0x303F Valid READ
6. Read address 0x0C63 Initiate RECALL cycle
Internally, RECALL is a two step procedure. First, the SRAM data
is cleared. Next, the nonvolatile information is transferred into the
SRAM cells. After the tRECALL cycle time, the SRAM is again
ready for read and write operations. The RECALL operation
does not alter the data in the nonvolatile elements.
Document #: 001-55720 Rev. *A
Page 5 of 26
[+] Feedback

5 Page





CY14B256KA arduino
CY14B256KA
Flags Register
The Flag register has three flag bits: WDF, AF, and PF, which can
be used to generate an interrupt. These flags are set by the
watchdog timeout, alarm match, or power fail monitor respec-
tively. The processor can either poll this register or enable inter-
rupts to be informed when a flag is set. These flags are automat-
ically reset when the register is read. The flags register is
automatically loaded with the value 0x00 on power up (except for
the OSCF bit; see Stopping and Starting the Oscillator on page
9).
Figure 4. RTC Recommended Component Configuration
Recommended Values
Y1 = 32.768 KHz (12.5 pF)
C1 = 10 pF
C2 = 67 pF
Note: The recommended values for C1 and C2 include
board trace capacitance.
C1
Y1
C2
Watchdog
Timer
Power
Monitor
www.DataSheet4U.com
VINT
Clock
Alarm
WDF
WIE
PF
PFE
AF
AIE
Xout
Xin
Figure 5. Interrupt Block Diagram
P/L VCC
Pin
Driver
H/L VSS
WDF - Watchdog Timer Flag
WIE - Watchdog Interrupt
Enable
PF - Power Fail Flag
PFE - Power Fail Enable
INT AF - Alarm Flag
AIE - Alarm Interrupt Enable
P/L - Pulse Level
H/L - High/Low
Document #: 001-55720 Rev. *A
Page 11 of 26
[+] Feedback

11 Page







PáginasTotal 26 Páginas
PDF Descargar[ Datasheet CY14B256KA.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
CY14B256K256-Kbit (32K x 8) nvSRAMCypress Semiconductor
Cypress Semiconductor
CY14B256KA256 Kbit (32K x 8) nvSRAMCypress Semiconductor
Cypress Semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar