|
|
PDF ICS84330-02 Data sheet ( Hoja de datos )
| Número de pieza | ICS84330-02 | |
| Descripción | CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER | |
| Fabricantes | Integrated Circuit Systems | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ICS84330-02 (archivo pdf) en la parte inferior de esta página. Total 17 Páginas | ||
|
No Preview Available !
Integrated
Circuit
Systems, Inc.
ICS84330-02
700MHZ, LOW JITTER, CRYSTAL-TO-3.3V
DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
GENERAL DESCRIPTION
ICS
The ICS84330-02 is a general purpose, single
output high frequency synthesizer and a
HiPerClockS™ member of the HiPerClockS™ family of High
Perfor mance Clock Solutions from ICS. The
VCO operates at a frequency range of
250MHz to 700MHz. The VCO and output frequency can
be programmed using the serial or parallel inter-
faces to the configuration logic. The output can be config-
ured to divide the VCO frequency by 1, 2, 4, and 8. Output
frequency steps from 250kHz to 2MHz can be achiev-
ed using a 16MHz crystal depending on the output divid-
er setting.
FEATURES
• Fully integrated PLL, no external loop filter requirements
• 1 differential 3.3V LVPECL output
• Crystal oscillator interface: 10MHz to 25MHz
• Output frequency range: 31.25MHz to 700MHz
• VCO range: 250MHz to 700MHz
• Parallel or serial interface for programming M and N dividers
during power-up
• RMS Period jitter: 5ps (maximum)
• Cycle-to-cycle jitter: 40ps (maximum)
• 3.3V supply voltage
• 0°C to 70°C ambient operating temperature
• Lead-Free package fully RoHS compliant
• Industrial temperature information available upon request
BLOCK DIAGRAM
PIN ASSIGNMENT
OE
www.DataXSTAhLe_eItN4U.com
OSC
XTAL_OUT
FREF_EXT
XTAL_SEL
1
0
÷ 16
PLL
PHASE DETECTOR
VCO
÷M ÷2
÷2
1 ÷4
÷8
÷1
0
S_LOAD
S_DATA
S_CLOCK
nP_LOAD
M0:M8
N0:N1
CONFIGURATION
INTERFACE
LOGIC
25 24 23 22 21 20 19
S_CLOCK
S_DATA
S_LOAD
VCCA
FREF_EXT
XTAL_SEL
XTAL_IN
26 18
27 ICS84330-02 17
28
28-Lead PLCC
16
1
V Package
15
11.6mm x 11.4mm x 4.1mm
2
body package
14
3
Top View
13
4 12
N1
N0
M8
M7
M6
M5
M4
FOUT
nFOUT
5 6 7 8 9 10 11
TEST
84330AV-02
www.icst.com/products/hiperclocks.html
1
REV. A MAY 31, 2005
1 page  
Integrated
Circuit
Systems, Inc.
ICS84330-02
700MHZ, LOW JITTER, CRYSTAL-TO-3.3V
DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, VCC
Inputs, V
I
Outputs, IO
Continuous Current
Surge Current
Package Thermal Impedance, θJA
Storage Temperature, T
STG
4.6V
-0.5V to V + 0.5 V
CC
50mA
100mA
37.8°C/W (0 lfpm)
-65°C to 150°C
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device.These ratings are stress specifications only. Functional
operation of product at these conditions or any conditions be-
yond those listed in the DC Characteristics or AC Character-
istics is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
TABLE 4A. DC POWER SUPPLY CHARACTERISTICS, VCC = VCCA = 3.3V±5%, TA = 0°C TO 70°C
Symbol
VCC
VCCA
ICC
ICCA
Parameter
Core Supply Voltage
Analog Supply Voltage
Power Supply Current
Analog Supply Current
Test Conditions
Minimum
3.135
3.135
Typical
3.3
3.3
Maximum
3.465
3.465
130
15
Units
V
V
mA
mA
TABLE 4B. LVCMOS / LVTTL DC CHARACTERISTICS, VCC = VCCA = 3.3V±5%, TA = 0°C TO 70°C
Symbol Parameter
VIH Input High Voltage
VIL Input Low Voltage
www.DatIaIHSheet4U.cIonmput High Current
IIL Input Low Current
M0-M8, N0, N1,
OE, nP_LOAD,
XTAL_SEL
S_LOAD, S_CLOCK
FREF_EXT, S_DATA
M0-M8, N0, N1,
OE, nP_LOAD,
XTAL_SEL
S_LOAD, S_CLOCK
FREF_EXT, S_DATA
VOH Output High Voltage; NOTE 1
VOL Output Low Voltage; NOTE 1
NOTE 1: Outputs terminated with 50Ω to VCC/2.
Test Conditions
Minimum
2
-0.3
Typical
Maximum
VCC + 0.3
0.8
Units
V
V
VCC = VIN = 3.465V
5 µA
VCC = VIN = 3.465V
150 µA
VCC = 3.465V, VIN = 0V
-150
µA
VCC = 3.465V, VIN = 0V
-5
2.6
µA
V
0.5 V
TABLE 4C. LVPECL DC CHARACTERISTICS, VCC = VCCA = 3.3V±5%, TA = 0°C TO 70°C
Symbol Parameter
VOH Output High Voltage; NOTE 1
VOL Output Low Voltage; NOTE 1
VSWING Peak-to-Peak Output Voltage Swing
NOTE 1: Outputs terminated with 50Ω to VCC - 2V.
Test Conditions
Minimum
VCC - 1.4
VCC - 2.0
0.6
Typical
Maximum
VCC - 0.9
VCC - 1.7
1.0
Units
V
V
V
84330AV-02
www.icst.com/products/hiperclocks.html
5
REV. A MAY 31, 2005
5 Page 
Integrated
Circuit
Systems, Inc.
ICS84330-02
700MHZ, LOW JITTER, CRYSTAL-TO-3.3V
DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
The following component footprints are used in this layout
example:
All the resistors and capacitors are size 0603.
POWER AND GROUNDING
Place the decoupling capacitors C3 and C4, as close as pos-
sible to the power pins. If space allows, placement of the
decoupling capacitor on the component side is preferred. This
can reduce unwanted inductance between the decoupling
capacitor and the power pin caused by the via.
Maximize the power and ground pad sizes and number of vias
capacitors. This can reduce the inductance between the power
and ground planes and the component power and ground pins.
The RC filter consisting of R7, C11, and C16 should be placed
as close to the VCCA pin as possible.
CLOCK TRACES AND TERMINATION
Poor signal integrity can degrade the system performance or
cause system failure. In synchronous high-speed digital systems,
the clock signal is less tolerant to poor signal integrity than other
signals. Any ringing on the rising or falling edge or excessive ring
back can cause system failure. The shape of the trace and the
trace delay might be restricted by the available space on the board
and the component location. While routing the traces, the clock
signal traces should be routed first and should be locked prior to
routing other signal traces.
• The differential 50Ω output traces should have the
same length.
• Avoid sharp angles on the clock trace. Sharp angle
turns cause the characteristic impedance to change on
the transmission lines.
• Keep the clock traces on the same layer.Whenever pos-
sible, avoid placing vias on the clock traces. Placement
of vias on the traces can affect the trace characteristic
impedance and hence degrade signal integrity.
• To prevent cross talk, avoid routing other signal traces in
parallel with the clock traces. If running parallel traces is
unavoidable, allow a separation of at least three trace
widths between the differential clock trace and the other
signal trace.
• Make sure no other signal traces are routed between the
clock trace pair.
• The matching termination resistors should be located as
close to the receiver input pins as possible.
CRYSTAL
The crystal X1 should be located as close as possible to the pins
4 (XTAL_IN) and 5 (XTAL_OUT). The trace length between the
X1 and U1 should be kept to a minimum to avoid unwanted para-
sitic inductance and capacitance. Other signal traces should not
be routed near the crystal traces.
X1
www.DataSheet4U.com
C1
U1
C2
PIN 2
PIN 1
C11 C16
VCCA
R7
GND
VCC
VCCA
VIA
Signals
Traces
84330AV-02
C3
C4
50 Ohm
Traces
FIGURE 6B. PCB BOARD LAYOUT FOR ICS84330-02
www.icst.com/products/hiperclocks.html
11
REV. A MAY 31, 2005
11 Page | ||
| Páginas | Total 17 Páginas | |
| PDF Descargar | [ Datasheet ICS84330-02.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ICS84330-01 | CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER | Integrated Circuit Systems |
| ICS84330-02 | CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER | Integrated Circuit Systems |
| ICS84330-03 | CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER | Integrated Circuit Systems |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |