DataSheet.es    


PDF D5108AFTA-5B-E Data sheet ( Hoja de datos )

Número de pieza D5108AFTA-5B-E
Descripción EDD5108AFTA-5B-E
Fabricantes Elpida Memory 
Logotipo Elpida Memory Logotipo



Hay una vista previa y un enlace de descarga de D5108AFTA-5B-E (archivo pdf) en la parte inferior de esta página.


Total 52 Páginas

No Preview Available ! D5108AFTA-5B-E Hoja de datos, Descripción, Manual

DATA SHEET
512M bits DDR SDRAM
EDD5108AFTA (64M words × 8 bits)
EDD5116AFTA (32M words × 16 bits)
Specifications
Density: 512M bits
Organization
16M words × 8 bits × 4 banks (EDD5108AFTA)
8M words × 16 bits × 4 banks (EDD5116AFTA)
Package: 66-pin plastic TSOP (II)
Lead-free (RoHS compliant)
Power supply:
DDR400:
VDD, VDDQ = 2.6V ± 0.1V
DDR333, 266: VDD, VDDQ = 2.5V ± 0.2V
Data rate: 400Mbps/333Mbps/266Mbps (max.)
Four internal banks for concurrent operation
Interface: SSTL_2
Burst lengths (BL): 2, 4, 8
Burst type (BT):
Sequential (2, 4, 8)
Interleave (2, 4, 8)
/CAS Latency (CL): 2, 2.5, 3
Precharge: auto precharge option for each burst
access
Driver strength: normal/weak
Refresh: auto-refresh, self-refresh
Refresh cycles: 8192 cycles/64ms
Average refresh period: 7.8μs
Operating ambient temperature range
www.DataSheeTt4AU=.co0m°C to +70°C
Features
Double-data-rate architecture; two data transfers per
clock cycle
The high-speed data transfer is realized by the 2 bits
prefetch pipelined architecture
Bi-directional data strobe (DQS) is transmitted
/received with data for capturing data at the receiver
Data inputs, outputs, and DM are synchronized with
DQS
DQS is edge-aligned with data for READs; center-
aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK
transitions
Commands entered on each positive CK edge; data
and data mask referenced to both edges of DQS
Data mask (DM) for write data
Document No. E0699E50 (Ver. 5.0)
Date Published November 2006 (K) Japan
Printed in Japan
URL: http://www.elpida.com
©Elpida Memory, Inc. 2005-2006

1 page




D5108AFTA-5B-E pdf
EDD5108AFTA, EDD5116AFTA
Electrical Specifications
All voltages are referenced to VSS (GND).
After power up, wait more than 200 µs and then, execute power on sequence and CBR (Auto) refresh before
proper device operation is achieved.
Absolute Maximum Ratings
Parameter
Voltage on any pin relative to VSS
Supply voltage relative to VSS
Short circuit output current
Power dissipation
Operating ambient temperature
Storage temperature
Symbol
VT
VDD
IOS
PD
TA
Tstg
Rating
–1.0 to +3.6
–1.0 to +3.6
50
1.0
0 to +70
–55 to +125
Unit Note
V
V
mA
W
°C
°C
Caution
Exposing the device to stress above those listed in Absolute Maximum Ratings could cause
permanent damage. The device is not meant to be operated under conditions outside the limits
described in the operational section of this specification. Exposure to Absolute Maximum Rating
conditions for extended periods may affect device reliability.
Recommended Operating Conditions (TA = 0°C to +70°C)
Parameter
Symbol
Speed
min.
typ.
max.
Unit Notes
Supply voltage
VDD, VDDQ DDR400
2.5
2.6
2.7
V1
VDD, VDDQ DDR333, 266 2.3 2.5 2.7 V 1
VSS, VSSQ
000V
Input reference voltage
VREF
0.49 × VDDQ 0.50 × VDDQ 0.51 × VDDQ V
Termination voltage
VTT
VREF – 0.04 VREF
VREF + 0.04 V
Input high voltage
VIH (DC)
VREF + 0.15 —
VDDQ + 0.3 V 2
Input low voltage
VIL (DC)
–0.3 —
VREF – 0.15 V
3
Input voltage level,
CK and /CK inputs
VIN (DC)
–0.3 —
VDDQ + 0.3 V 4
Input differential cross point
voltage, CK and /CK inputs
VIX (DC)
0.5 × VDDQ
0.2V
0.5 × VDDQ
0.5 × VDDQ +
0.2V
V
Input differential voltage,
www.DataSChKeeatn4dU./cCoKminputs
VID (DC)
0.36
Notes: 1. VDDQ must be lower than or equal to VDD.
VDDQ + 0.6 V 5, 6
2. VIH is allowed to exceed VDD up to 3.6V for the period shorter than or equal to 5ns.
3. VIL is allowed to outreach below VSS down to –1.0V for the period shorter than or equal to 5ns.
4. VIN (DC) specifies the allowable DC execution of each differential input.
5. VID (DC) specifies the input differential voltage required for switching.
6. VIH (CK) min assumed over VREF + 0.18V, VIL (CK) max assumed under VREF – 0.18V
if measurement.
Data Sheet E0699E50 (Ver. 5.0)
5

5 Page





D5108AFTA-5B-E arduino
EDD5108AFTA, EDD5116AFTA
Test Conditions
Parameter
Input reference voltage
Termination voltage
Input high voltage
Input low voltage
Input differential voltage, CK and /CK
inputs
Input differential cross point voltage,
CK and /CK inputs
Input signal slew rate
Symbol
VREF
VTT
VIH (AC)
VIL (AC)
VID (AC)
VIX (AC)
SLEW
Value
VDDQ/2
VREF
VREF + 0.31
VREF 0.31
0.62
VREF
1
CK VID
/CK
tCK
tCL tCH
VIX
VDD
VREF
VSS
VDD
VIH VREF
VIL
VSS
Δt
SLEW = (VIH (AC) – VIL (AC))/Δt
www.DataSheet4U.com
VTT
Measurement point
DQ
RT = 50Ω
CL = 30pF
Input Waveforms and Output Load
Unit
V
V
V
V
V
V
V/ns
Data Sheet E0699E50 (Ver. 5.0)
11

11 Page







PáginasTotal 52 Páginas
PDF Descargar[ Datasheet D5108AFTA-5B-E.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
D5108AFTA-5B-E EDD5108AFTA-5B-EElpida Memory
Elpida Memory

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar