|
|
PDF M36P0R9060N0 Data sheet ( Hoja de datos )
| Número de pieza | M36P0R9060N0 | |
| Descripción | 512 Mbit Flash memory 64 Mbit (Burst) PSRAM | |
| Fabricantes | Numonyx | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de M36P0R9060N0 (archivo pdf) en la parte inferior de esta página. Total 23 Páginas | ||
|
No Preview Available !
M36P0R9060N0
512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash memory
64 Mbit (Burst) PSRAM, 1.8V supply, Mux I/O, Multi-Chip Package
Preliminary Data
Feature summary
■ Multi-Chip Package
– 1 die of 512 Mbit (32Mb x 16, Multiple
Bank, Multi-Level, Burst) Flash memory
– 1 die of 64 Mbit (4Mb x16) PSRAM
■ Supply voltage
– VDDF = VCCP = VDDQ = 1.7 to 1.95V
– VPPF = 9V for fast program
■ Electronic signature
– Manufacturer Code: 20h
– Device Code: 8833
■ ECOPACK® package
Flash memory
■ Multiplexed Address/Data
■ Synchronous / Asynchronous Read
– Synchronous Burst Read mode:
108MHz, 66MHz
– Asynchronous Page Read mode
– Random Access: 96ns
■ Programming time
– 4.2µs typical Word program time using
www.DataSheet4UB.cuomffer Enhanced Factory Program
command
■ Memory organization
– Multiple Bank Memory Array: 64 Mbit
Banks
– Four Extended Flash Array (EFA) Blocks of
64 Kbits
■ Dual operations
– program/erase in one Bank while read in
others
– No delay between read and write
operations
■ Security
– 64 bit unique device number
– 2112 bit user programmable OTP Cells
FBGA
TFBGA107 (ZAN)
■ 100,000 Program/erase cycles per block
■ Block locking
– All Blocks locked at power-up
– Any combination of Blocks can be locked
with zero latency
– WPF for Block Lock-Down
– Absolute Write Protection with VPPF = VSS
■ Common Flash Interface (CFI)
PSRAM
■ Multiplexed Address/Data bus
■ Asynchronous operating modes
– Random Read: 70ns access time
– Asynchronous Write
■ Synchronous modes
– Synchronous Read: Fixed length (4-, 8-,
16-, and 32-Word) or continuous burst
– Clock Frequency: 83MHz (max)
– Synchronous Write: continuous burst
■ Low-power features
– Partial Array Self-Refresh (PASR)
– Deep Power-Down (DPD) mode
– Automatic Temperature-compensated Self-
Refresh
November 2007
Rev 0.2
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to
change without notice.
1/23
www.numonyx.com
1
1 page  
M36P0R9060N0
List of figures
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
TFBGA connections (top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Functional block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
AC measurement I/O waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
AC measurement load circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
TFBGA 107 8x11mm - 9x12 active ball array, 0.8mm pitch, package outline . . . . . . . . . . 19
www.DataSheet4U.com
5/23
5 Page 
M36P0R9060N0
2 Signal descriptions
2.11
PSRAM Chip Enable input (EP)
The Chip Enable input activates the PSRAM when driven Low (asserted). When deasserted
(VIH), the device is disabled, and goes automatically in low-power Standby mode or Deep
Power-down mode, according to the RCR (Refresh Configuration Register) setting.
2.12
PSRAM Write Enable (WP)
Write Enable, WP, controls the Bus Write operation of the PSRAM. When asserted (VIL), the
device is in Write mode and Write operations can be performed either to the configuration
registers or to the memory array.
2.13
PSRAM Output Enable (GP)
When held Low, VIL, the Output Enable, GP, enables the Bus Read operations of the
PSRAM.
2.14
PSRAM Upper Byte Enable (UBP)
The Upper Byte En-able, UBP, gates the data on the Upper Byte Data Inputs/Outputs (DQ8-
DQ15) to or from the upper part of the selected address during a Write or Read operation.
2.15
PSRAM Lower Byte Enable (LBP)
The Lower Byte Enable, LBP, gates the data on the Lower Byte Data Inputs/Outputs (DQ0-
DQ7) to or from the lower part of the selected address during a Write or Read operation.
If both LBP and UBP are disabled (High), the device will disable the data bus from receiving
or transmitting data. Although the device will seem to be deselected, it remains in an active
mode as long as EP remains Low.
www.DataSheet4U.com
2.16 PSRAM Configuration Register Enable (CRP)
When this signal is driven High, VIH, bus read or write operations access either the value of
the Refresh Configuration Register (RCR) or the Bus Configuration Register (BCR)
according to the value of A19.
11/23
11 Page | ||
| Páginas | Total 23 Páginas | |
| PDF Descargar | [ Datasheet M36P0R9060N0.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| M36P0R9060N0 | 512 Mbit Flash memory 64 Mbit (Burst) PSRAM | Numonyx |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |