DataSheet.es    


PDF LF298H Data sheet ( Hoja de datos )

Número de pieza LF298H
Descripción Monolithic Sample-and-Hold Circuits
Fabricantes National Semiconductor 
Logotipo National Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de LF298H (archivo pdf) en la parte inferior de esta página.


Total 14 Páginas

No Preview Available ! LF298H Hoja de datos, Descripción, Manual

May 1998
LF198/LF298/LF398, LF198A/LF398A
Monolithic Sample-and-Hold Circuits
General Description
The LF198/LF298/LF398 are monolithic sample-and-hold
circuits which utilize BI-FET technology to obtain ultra-high
dc accuracy with fast acquisition of signal and low droop
rate. Operating as a unity gain follower, dc gain accuracy is
0.002% typical and acquisition time is as low as 6 µs to
0.01%. A bipolar input stage is used to achieve low offset
voltage and wide bandwidth. Input offset adjust is accom-
plished with a single pin, and does not degrade input offset
drift. The wide bandwidth allows the LF198 to be included in-
side the feedback loop of 1 MHz op amps without having sta-
bility problems. Input impedance of 1010allows high
source impedances to be used without degrading accuracy.
P-channel junction FET’s are combined with bipolar devices
in the output amplifier to give droop rates as low as 5 mV/min
with a 1 µF hold capacitor. The JFET’s have much lower
noise than MOS devices used in previous designs and do
not exhibit high temperature instabilities. The overall design
guarantees no feed-through from input to output in the hold
mode, even for input signals equal to the supply voltages.
Features
n Operates from ±5V to ±18V supplies
n Less than 10 µs acquisition time
n TTL, PMOS, CMOS compatible logic input
n 0.5 mV typical hold step at Ch = 0.01 µF
n Low input offset
n 0.002% gain accuracy
n Low output noise in hold mode
n Input characteristics do not change during hold mode
n High supply rejection ratio in sample or hold
n Wide bandwidth
n Space qualified
Logic inputs on the LF198 are fully differential with low input
current, allowing direct connection to TTL, PMOS, and
CMOS. Differential threshold is 1.4V. The LF198 will operate
from ±5V to ±18V supplies.
An “A” version is available with tightened electrical
specifications.
Typical Connection and Performance Curve
Acquisition Time
DS005692-32
DS005692-16
© 1999 National Semiconductor Corporation DS005692
www.national.com

1 page




LF298H pdf
Typical Performance Characteristics (Continued)
Input Bias Current
Feedthrough Rejection Ratio
(Hold Mode)
Hold Step vs Input Voltage
DS005692-29
Output Transient at Start
of Sample Mode
DS005692-30
Output Transient at Start
of Hold Mode
DS005692-31
DS005692-12
Logic Input Configurations
TTL & CMOS
3V VLOGIC (Hi State) 7V
DS005692-13
Threshold = 1.4V
DS005692-33
Threshold = 1.4V
*Select for 2.8V at pin 8
DS005692-34
5 www.national.com

5 Page





LF298H arduino
Typical Applications (Continued)
Differential Hold
Capacitor Hysteresis Compensation
DS005692-56
DS005692-57 **Adjust for amplitude
Definition of Terms
Hold Step: The voltage step at the output of the sample and
hold when switching from sample mode to hold mode with a
steady (dc) analog input voltage. Logic swing is 5V.
Acquisition Time: The time required to acquire a new ana-
log input voltage with an output step of 10V. Note that acqui-
sition time is not just the time required for the output to settle,
but also includes the time required for all internal nodes to
settle so that the output assumes the proper value when
switched to the hold mode.
Gain Error: The ratio of output voltage swing to input volt-
age swing in the sample mode expressed as a per cent dif-
ference.
Hold Settling Time: The time required for the output to
settle within 1 mV of final value after the “hold” logic com-
mand.
Dynamic Sampling Error: The error introduced into the
held output due to a changing analog input at the time the
hold command is given. Error is expressed in mV with a
given hold capacitor value and input slew rate. Note that this
error term occurs even for long sample times.
Aperture Time: The delay required between “Hold” com-
mand and an input analog transition, so that the transition
does not affect the held output.
Connection Diagrams
Dual-In-Line Package
Small-Outline Package
Metal Can Package
DS005692-11
Order Number LF398N
or LF398AN
See NS Package Number N08E
DS005692-15
Order Number LF298M or LF398M
See NS Package Number M14A
DS005692-14
Order Number LF198H,
LF198H/883, LF298H,
LF398H, LF198AH or LF398AH
See NS Package Number H08C
11 www.national.com

11 Page







PáginasTotal 14 Páginas
PDF Descargar[ Datasheet LF298H.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
LF298Sample-and-hold amplifiersNXP Semiconductors
NXP Semiconductors
LF298Monolithic Sample-and-Hold CircuitsNational Semiconductor
National Semiconductor
LF298MONOLITHIC SAMPLE AND HOLD CIRCUITSETC
ETC
LF298LF298 LFx98x Monolithic Sample-and-Hold Circuits (Rev. B)Texas Instruments
Texas Instruments

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar