|
|
PDF NJU3427 Data sheet ( Hoja de datos )
| Número de pieza | NJU3427 | |
| Descripción | 20 segments 16 digits / QFP52-A2 | |
| Fabricantes | JRC | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de NJU3427 (archivo pdf) en la parte inferior de esta página. Total 19 Páginas | ||
|
No Preview Available !
Preliminary
NJU3427
www.DataSheet4U.com
36 Outputs VFD Controller/Driver
GENERAL DESCRIPTION
The NJU3427 is a 36-output VFD (Vacuum Fluorescent
Display) controller/driver.
The NJU3427 consists of high-voltage driving circuit,
Timing/ Segment driver select circuit, display data RAM
(DDRAM), address counter, instruction register, reset circuit
serial interface and oscillator.
The direct control from the MPU and high voltage drivers
make the NJU3427 well suited for various VFD displays
Package
NJU3427F
FEATURES
Display Capability
From 20-Seg x16-Timing to 28-Seg x 4-Timing
DR0 Pin (ISO1)
20mA(VDD=5V)
DR1~DR35 Pins (ISO2)
10mA(VDD=5V)
Segment and Timing Driver Configure 4 patterns
High VFD Driving Voltage
|VDD-VFDP|≤40V
Programmable Display Duty Ratio
1/4, 1/8, 1/12 or 1/16
Programmable Timing Signal Duty Ratio 2/16, 4/16, 6/16, 8/16, 10/16, 12/16, 14/16, 15/16
Display ON/OFF
Display Data RAM
47x8 bits
CR Oscillator
External CR and capable of clock input from outside
Serial Data Transfer
Clock frequency: 2MHz Max.
Logic Power Supply
3.0V / 5.0V
C-MOS
Package
QFP52
BLOCK DIAGRAM
DR0
DR35
VDD
VSS
VFDP
SI
SCK
CSb
High Voltage Drivers
Timing/Segment Select
Segment Data Latch
Timing Decoder
Address
Counter
Display RAM
Instruction Decoder
Serial Buffer
Duty
Counter
Timing
Counter
OSC
Reset
XT
XTb
RSTb
Ver.2005-10-24
-1-
1 page  
www.DataSheet4U.com
Preliminary
NJU3427
Ver.2005-10-24
-5-
5 Page 
www.DataSheet4U.com
• Duty Ratio 1/8
fCL
fCL
T0
T1
T2
T3
•
•
•
T7
tBK
S0~S27
Preliminary
tDG
tSP
External Clock Frequency
800kHz~2.5MHz
Minimum Blinking Time
80µs~25.6µs
(Timing Signal Duty Ratio = 15/16)
1-character display time
1.28ms~409.6µs
Frame time
10.24ms~3.2768ms
• Duty ratio 1/4 (T4~T7 output pins)
fCL
fCL
T0
T1
T2
T3
•
•
•
T7
S0~S27
tBK tDG
tSP
External Clock Frequency
800kHz~2.5MHz
Minimum Blanking Time
160µs~51.2µs
(Timing Signal Duty Ratio = 15/16)
1-character display time
2.56ms~819.2µs
Frame time
10.24ms~3.2768ms
NJU3427
•
•
•
(fCL)
tBK=(1/fCL) x 32 x 2
tDG=tBK x 10
tSP=tDG x 8
•
•
•
(fCL)
tBK=(1/fCL) x 64 x 2
tDG=tBK x 16
tSP=tDG x 4
Ver.2005-10-24
- 11 -
11 Page | ||
| Páginas | Total 19 Páginas | |
| PDF Descargar | [ Datasheet NJU3427.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| NJU3421A | VFD CONTROLLER DRIVER |  New Japan Radio |
| NJU3426 | 16 segments 14 digits / QFP48-P1 | JRC |
| NJU3427 | 20 segments 16 digits / QFP52-A2 | JRC |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |