DataSheet.es    


PDF IDT82V3002A Data sheet ( Hoja de datos )

Número de pieza IDT82V3002A
Descripción WAN PLL WITH SINGLE REFERENCE INPUT
Fabricantes Integrated Device Technology 
Logotipo Integrated Device Technology Logotipo



Hay una vista previa y un enlace de descarga de IDT82V3002A (archivo pdf) en la parte inferior de esta página.


Total 28 Páginas

No Preview Available ! IDT82V3002A Hoja de datos, Descripción, Manual

www.DataSheet4U.com
WAN PLL WITH DUAL
REFERENCE INPUTS
IDT82V3002A
FEATURES
• Supports AT&T TR62411 and Telcordia GR-1244-CORE Stra-
tum 3, Stratum 4 Enhanced and Stratum 4 timing for DS1
interfaces
• Supports ITU-T G.813 Option 1 clocks for 2048 kbit/s inter-
faces
• Supports ITU-T G.812 Type IV clocks for 1544 kbit/s interface
and 2048 kbit/s interfaces
• Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 tim-
ing for E1 interface
• Selectable input reference signal: 8 kHz, 1.544 MHz or 2.048
MHz
• Accepts reference inputs from two independent sources
• Provides eight types of clock signals: C1.5o, C3o, C2o, C4o,
C6o, C8o, C16o and C32o
• Provides six types of 8 kHz framing pulses: F0o, F8o, F16o,
F32o, RSP and TSP
• Holdover frequency accuracy of 0.025 ppm
• Phase slope of 5 ns/125 µs
• Attenuates wander from 2.1 Hz
• Fast Lock mode
• Provides Time Interval Error (TIE) correction
• MTIE of 600 ns
• JTAG boundary scan
• Holdover status indication
• Freerun status indication
• Normal status indication
• Lock status indication
• Input primary reference quality indication
• 3.3 V operation with 5 V tolerant I/O
• Package available: 56-pin SSOP
DESCRIPTION
The IDT82V3002A is a WAN PLL with dual reference inputs. It
contains a Digital Phase-Locked Loop (DPLL), which generates ST-BUS
clocks and framing signals that are phase locked to a 2.048 MHz, 1.544
MHz or 8 kHz input reference.
The IDT82V3002A provides eight types of clock signals (C1.5o, C3o,
C6o, C2o, C4o, C8o, C16o, C32o) and six types of framing signals (F0o,
F8o, F16o, F32o, RSP, TSP) for the multitrunk T1 and E1 primary rate
transmission links.
The IDT82V3002A is compliant with AT&T TR62411, Telcordia GR-
1244-CORE Stratum 3, Stratum 4 Enhanced and Stratum 4, ETSI ETS
300 011, ITU-T G.813 Option 1 for 2048 kbit/s interface, and ITU-T G.812
Type IV clocks for 1544 kbit/s interface and 2048 kbit/s interface. It meets
the jitter/wander tolerance, jitter/wander transfer, intrinsic jitter/wander,
frequency accuracy, capture range, phase change slope, holdover
frequency accuracy and MTIE (Maximum Time Interval Error)
requirements for these specifications.
The IDT82V3002A can be used in synchronization and timing control
for T1 and E1 systems, or used as ST-BUS clock and frame pulse
sources. It can also be used in access switch, access routers, ATM edge
switches, wireless base station controllers, or IADs (Integrated Access
Devices), PBXs and line cards.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
2003 Integrated Device Technology, Inc.
1
OCTOBER 22, 2003
DSC-6243/2

1 page




IDT82V3002A pdf
IDT82V3002A WAN PLL WITH DUAL REFERENCE INPUTS
INDUSTRIAL TEMPERATURE RANGE
LIST OF TABLES
Table - 1 Pin Description .................................................................................................................................................. 7
Tabwleww- .2DataSOhepeetr4aUt.icnogmModes and Status........................................................................................................................... 10
Table - 3 Input Reference Frequency Selection ............................................................................................................. 12
Table - 4 Reference Input Switch Control....................................................................................................................... 12
Table - 5 Absolute Maximum Ratings**.......................................................................................................................... 19
Table - 6 Recommended DC Operating Conditions** .................................................................................................... 19
Table - 7 DC Electrical Characteristics** ........................................................................................................................ 19
Table - 8 Performance** ................................................................................................................................................. 20
Table - 9 Intrinsic Jitter Unfiltered................................................................................................................................... 20
Table - 10 C1.5o (1.544 MHz) Intrinsic Jitter Filtered....................................................................................................... 21
Table - 11 C2o (2.048 MHz) Intrinsic Jitter Filtered.......................................................................................................... 21
Table - 12 8 kHz Input to 8 kHz Output Jitter Transfer ..................................................................................................... 21
Table - 13 1.544 MHz Input to 1.544 MHz Output Jitter Transfer..................................................................................... 21
Table - 14 2.048 MHz Input to 2.048 MHz Output Jitter Transfer..................................................................................... 22
Table - 15 8 kHz Input Jitter Tolerance ............................................................................................................................ 22
Table - 16 1.544 MHz Input Jitter Tolerance .................................................................................................................... 22
Table - 17 2.048 MHz Input Jitter Tolerance .................................................................................................................... 23
Table - 18 Timing Parameter Measurement Voltage Levels ............................................................................................ 24
Table - 19 Input / Output Timing....................................................................................................................................... 24
5

5 Page





IDT82V3002A arduino
IDT82V3002A WAN PLL WITH DUAL REFERENCE INPUTS
INDUSTRIAL TEMPERATURE RANGE
www.DataSheet4U.com
Reset *
Auto
TIE
Disable
Auto TIE
Disable
S1
Normal
Mode_sel1 = 0
Mode_sel0 = 0
TIE DisableT(ITEIEE_nenab=leLA)(TutIoET_IeEnD=isHa)ble
S0
Freerun
Mode_sel1 = 1
Mode_sel0 = 0
(Valid Input Reference Signal)
TIE Enable (TIE_en = H)
(Valid Input Reference Signal)
TIE Disable (TIE_en = L)
(Invalid Input Reference Signal)
Auto TIE Disable
S3
Holdover
Mode_sel1 = 0
Mode_sel0 = 1
AutoTIE Disable
AutoTIE Disable
S2
Auto - Holdover
Mode_sel1 = 0
Mode_sel0 = 0
Auto TIE Disable
TIE ENnoaIbNle_s(TelIET_raenns=ieHnt)
S4
Short Time Holdover
Mode_sel1 = 0
Mode_sel0 = X
IN_sAeluTtoraTnIsEieDnitsable
* Note: After reset, Mode_sel1 and Mode_sel0 should be initially set to '10' or '00'.
Figure - 4 State Control Diagram
3.1.1 NORMAL MODE
Normal Mode is typically used when a slave clock source
synchronized to the network is required.
In this mode, the IDT82V3002A provides timing (C1.5o, C3o, C2o,
C4o, C6o, C8o, C16o and C32o) and synchronization (F0o, F8o, F16o,
F32o, TSP, RSP) signals, which are synchronous to the input reference.
The input reference signals have a nominal frequency of 8 kHz, 2.048
MHz or 1.544 MHz.
From a reset condition, the IDT82V3002A will take 30 seconds at
most to make the output signals synchronous (phase locked) to the input
reference.
Whenever the IDT82V3002A enters Normal Mode, it will give an
indication by setting the NORMAL pin to high.
3.1.2 FAST LOCK MODE
Fast Lock Mode is a submode of Normal Mode. It is used to allow the
IDT82V3002A to lock to a reference more quickly than Normal Mode will
do. Typically, the DPLL will lock to the input reference within 500 ms if
the FLOCK pin is high.
3.1.3 HOLDOVER MODE
Holdover Mode is typically used for short duration (e.g., 2 seconds)
while network synchronization is temporarily disrupted.
In Holdover Mode, the IDT82V3002A provides timing and
synchronization signals, which are not locked to the external reference
signal but based on storage techniques. The storage value is
determined while the device is in Normal Mode and locked to the
external reference signal.
In Normal Mode, when the output signal is locked to the input
reference signal, a numerical value corresponding to the output
frequency is stored alternately in two memory locations every 30 ms.
When the device is switched into Holdover Mode, the stored value in
memory from between 30 ms and 60 ms is used to set the output
frequency of the device.
The frequency accuracy in Holdover Mode is ±0.025 ppm, which
11

11 Page







PáginasTotal 28 Páginas
PDF Descargar[ Datasheet IDT82V3002A.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
IDT82V3002AWAN PLL WITH SINGLE REFERENCE INPUTIntegrated Device Technology
Integrated Device Technology

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar