DataSheet.es    


PDF C8051F017 Data sheet ( Hoja de datos )

Número de pieza C8051F017
Descripción (C8051F010 - C8051F017) Mixed-Signal 32KB ISP FLASH MCU Family
Fabricantes Cygnal 
Logotipo Cygnal Logotipo



Hay una vista previa y un enlace de descarga de C8051F017 (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! C8051F017 Hoja de datos, Descripción, Manual

PRELIMINARY
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
Mixed-Signal 32KB ISP FLASH MCU Family
ANALOG PERIPHERALS
- SAR ADC
§ 12-Bit (C8051F000/1/2, C8051F005/6/7)
§ 10-bit (C8051F010/1/2, C8051F015/6/7)
§ ±1LSB INL
§ Programmable Throughput up to 100ksps
§ Up to 8 External Inputs; Programmable as Single-
Ended or Differential
§ Programmable Amplifier Gain: 16, 8, 4, 2, 1, 0.5
§ Data Dependent Windowed Interrupt Generator
§ Built-in Temperature Sensor (± 3° C)
- Two 12-bit DACs
www.DataSheet4U.c-om Two Analog Comparators
§ 16 Programmable Hysteresis Values
§ Configurable to Generate Interrupts or Reset
- Voltage Reference
§ 2.4V; 15 ppm/° C
§ Available on External Pin
- Precision VDD Monitor/Brown-out Detector
ON-CHIP JTAG DEBUG & BOUNDRY SCAN
- On-Chip Debug Circuitry Facilitates Full Speed, Non-
Intrusive In-System Debug (No Emulator Required!)
- Provides Breakpoints, Single Stepping, Watchpoints, Stack
Monitor
- Inspect/Modify Memory and Registers
- Superior Performance to Emulation Systems Using ICE-
Chips, Target Pods, and Sockets
- IEEE1149.1 Compliant Boundary Scan
- Low Cost Development Kit: $99
HIGH SPEED 8051 µC CORE
- Pipelined Instruction Architecture; Executes 70% of
Instruction Set in 1 or 2 System Clocks
- Up to 25MIPS Throughput with 25MHz Clock
- 21 Vectored Interrupt Sources
MEMORY
- 256 Bytes Internal Data RAM (F000/01/02/10/11/12)
- 2304 Bytes Internal Data RAM (F005/06/07/15/16/17)
- 32k Bytes FLASH; In-System Programmable in 512 byte
Sectors
DIGITAL PERIPHERALS
- 4 Byte-Wide Port I/O; All are 5V tolerant
- Hardware SMBusTM (I2CTM Compatible), SPITM, and UART
Serial Ports Available Concurrently
- Programmable 16-bit Counter/Timer Array with 5
Capture/Compare Modules
- 4 General Purpose 16-bit Counter/Timers
- Dedicated Watch-Dog Timer
- Bi-directional Reset
CLOCK SOURCES
- Internal Programmable Oscillator: 2-to-16MHz
- External Oscillator: Crystal, RC,C, or Clock
- Can Switch Between Clock Sources on-the-fly; Useful in
Power Saving Modes
SUPPLY VOLTAGE ........................ 2.7V to 3.6V
- Typical Operating Current: 10mA @ 20MHz
- Multiple Power Saving Sleep and Shutdown Modes
64-Pin TQFP, 48-Pin TQFP, 32-Pin LQFP
Temperature Range: –40° C to +85° C
Page 1
ANALOG PERIPHERALS
TEMP
SENSOR
PGA
SAR
ADC
12-Bit
DAC
12-Bit
DAC
VREF
+
+-
-
VOLTAGE
COMPARATORS
DIGITAL I/O
PCA
SMBus
SPI Bus
UART
Timer 0
Timer 1
Timer 2
Timer 3
HIGH-SPEED CONTROLLER CORE
8051 CPU
(25MIPS)
32KB
ISP FLASH
CLOCK
CIRCUIT
JTAG
DEBUG
CIRCUITRY
256/2304 B
21
SANITY
SRAM INTERRUPTS CONTROL
CYGNAL Integrated Products, Inc. 2001
4.2001; Rev. 1.3

1 page




C8051F017 pdf
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
PRELIMINARY
Figure 15.6. P0: Port0 Register ......................................................................................................................108
Figure 15.7. PRT0CF: Port0 Configuration Register .....................................................................................108
Figure 15.8. P1: Port1 Register ......................................................................................................................109
Figure 15.9. PRT1CF: Port1 Configuration Register .....................................................................................109
Figure 15.10. PRT1IF: Port1 Interrupt Flag Register ....................................................................................109
Figure 15.11. P2: Port2 Register ....................................................................................................................110
Figure 15.12. PRT2CF: Port2 Configuration Register ...................................................................................110
Figure 15.13. P3: Port3 Register ....................................................................................................................111
Figure 15.14. PRT3CF: Port3 Configuration Register ...................................................................................111
Table 15.2. Port I/O DC Electrical Characteristics ........................................................................................111
16. SMBus............................................................................................................................... 112
Figure 16.1. SMBus Block Diagram ..............................................................................................................112
Figure 16.2. Typical SMBus Configuration ...................................................................................................113
www.DataSheet4U.com 16.1. Supporting Documents .........................................................................................................................113
16.2. Operation..............................................................................................................................................114
Figure 16.3. SMBus Transaction....................................................................................................................114
16.3. Arbitration............................................................................................................................................115
16.4. Clock Low Extension ...........................................................................................................................115
16.5. Timeouts...............................................................................................................................................115
16.6. SMBus Special Function Registers ......................................................................................................115
Figure 16.4. SMB0CN: SMBus Control Register ...........................................................................................117
Figure 16.5. SMB0CR: SMBus Clock Rate Register.....................................................................................118
Figure 16.6. SMB0DAT: SMBus Data Register ............................................................................................119
Figure 16.7. SMB0ADR: SMBus Address Register ......................................................................................119
Figure 16.8. SMB0STA: SMBus Status Register...........................................................................................120
Table 16.1. SMBus Status Codes...................................................................................................................121
17. SERIAL PERIPHERAL INTERFACE BUS ................................................................ 122
Figure 17.1. SPI Block Diagram ....................................................................................................................122
Figure 17.2. Typical SPI Interconnection ......................................................................................................123
17.1. Signal Descriptions ..............................................................................................................................123
17.2. Operation..............................................................................................................................................124
Figure 17.3. Full Duplex Operation ...............................................................................................................124
17.3. Serial Clock Timing .............................................................................................................................125
Figure 17.4. Data/Clock Timing Diagram......................................................................................................125
17.4. SPI Special Function Registers ............................................................................................................126
Figure 17.5. SPI0CFG: SPI Configuration Register.......................................................................................126
Figure 17.6. SPI0CN: SPI Control Register...................................................................................................127
Figure 17.7. SPI0CKR: SPI Clock Rate Register...........................................................................................128
Figure 17.8. SPI0DAT: SPI Data Register.....................................................................................................128
18. UART ................................................................................................................................ 129
Figure 18.1. UART Block Diagram ...............................................................................................................129
18.1. UART Operational Modes ...................................................................................................................130
Table 18.1. UART Modes..............................................................................................................................130
Figure 18.2. UART Mode 0 Interconnect ......................................................................................................130
Figure 18.3. UART Mode 0 Timing Diagram................................................................................................130
Figure 18.4. UART Mode 1 Timing Diagram................................................................................................131
Figure 18.5. UART Modes 1, 2, and 3 Interconnect Diagram .......................................................................132
Figure 18.6. UART Modes 2 and 3 Timing Diagram ....................................................................................132
18.2. Multiprocessor Communications..........................................................................................................133
Figure 18.7. UART Multi-Processor Mode Interconnect Diagram ................................................................133
Table 18.2. Oscillator Frequencies for Standard Baud Rates.........................................................................134
Figure 18.8. SBUF: Serial (UART) Data Buffer Register..............................................................................134
Figure 18.9. SCON: Serial Port Control Register ..........................................................................................135
19. TIMERS............................................................................................................................ 136
4.2001; Rev. 1.3
CYGNAL Integrated Products, Inc. 2001
Page 5

5 Page





C8051F017 arduino
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
PRELIMINARY
Figure 1.3. C8051F002/07/12/17 Block Diagram
VDD
VDD
DGND
DGND
AV+
AV+
AGND
AGND
TCK
TMS
TDI
TDO
www.DataSheet4U.com/RST
XTAL1
XTAL2
Digital Power
Analog Power
JTAG Boundary Scan
Logic
Debug HW
VDD
Monitor,
WDT
8
0
5Reset
1
C
32kbyte
FLASH
256 byte
RAM
2048 byte
XRAM
(F007/17 only)
External
Oscillator
Circuit
o
rSystem Clock
SFR Bus
Internal
Oscillator
e
Clock & Reset
Configuration
Port I/O
Config.
UART
SMBus
SPI Bus
PCA
Timers
0,1,2
Timer 3
Port 0
Latch
Port 1
Latch
Port 2
Latch
Crossbar
Config.
Port 3
Latch
Analog
Interface
Config. &
Control
P
C0
R
O
D
r
Sv
S
B
A
P
1
RD
r
Sv
WP
I2
T
C
H
D
r
v
P
3
D
r
v
ADC
100ksps
VREF
Prog
Gain
TEMP
DAC0
(12-Bit)
A
M
U
X
DAC1
(12-Bit)
CP0
CP1
P0.0
P0.1
P0.2
P0.3
P0.4
P0.5
P0.6
P0.7
AIN0
AIN1
AIN2
AIN3
VREF
DAC0
DAC1
CP0+
CP0-
4.2001; Rev. 1.3
CYGNAL Integrated Products, Inc. 2001
Page 11

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet C8051F017.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
C8051F010(C8051F010 - C8051F017) Mixed-Signal 32KB ISP FLASH MCU FamilyCygnal
Cygnal
C8051F010(C8051F010 - C8051F017) Mixed-Signal 32KB ISP FLASH MCU FamilySilicon Laboratories
Silicon Laboratories
C8051F011(C8051F010 - C8051F017) Mixed-Signal 32KB ISP FLASH MCU FamilyCygnal
Cygnal
C8051F011(C8051F010 - C8051F017) Mixed-Signal 32KB ISP FLASH MCU FamilySilicon Laboratories
Silicon Laboratories

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar