|
|
Número de pieza | LH5268A | |
Descripción | CMOS 64K (8K x 8) Static RAM | |
Fabricantes | Sharp Electrionic Components | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de LH5268A (archivo pdf) en la parte inferior de esta página. Total 10 Páginas | ||
No Preview Available ! LH5268A
FEATURES
• 8,192 × 8 bit organization
• Access time: 100 ns (MAX.)
• Power consumption:
Operating:
220 mW (MAX.)
55 mW (MAX.) (tRC, tWC = 1 µs)
Standby:
220 µW (MAX.)
Data retention:
3.0 µW (VCC = 3 V, TA = 25°C)
• Fully-static operation
• Three-state outputs
• Single +5 V power supply
• TTL compatible I/O
• Packages:
28-pin, 600-mil DIP
28-pin, 300-mil SK-DIP
28-pin, 450-mil SOP
CMOS 64K (8K × 8) Static RAM
DESCRIPTION
The LH5268A is a static RAM organized as 8,192 × 8
bits. It is fabricated using silicon-gate CMOS process
technology.
PIN CONNECTIONS
28-PIN DIP
28-PIN SK-DIP
28-PIN SOP
NC
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O1
I/O2
I/O3
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
TOP VIEW
28 VCC
27 WE
26 CE2
25 A8
24 A9
23 A11
22 OE
21 A10
20 CE1
19 I/O8
18 I/O7
17 I/O6
16 I/O5
15 I/O4
5268A-1
Figure 1. Pin Connections for DIP, SK-DIP,
and SOP Packages
1
1 page CMOS 64K (8K × 8) Static RAM
CAPACITANCE 1 (TA = 25°C, f = 1 MHz)
PARAMETER
SYMBOL CONDITIONS MIN. TYP. MAX. UNIT
Input capacitance
CIN VIN = 0 V
Input/output capacitance
CI/O
VI/O = 0 V
NOTE:
1. This parameter is sampled and not production tested.
7 pF
10 pF
DATA RETENTION CHARACTERISTICS (TA = 0 to +70°C)
PARAMETER
SYMBOL
CONDITIONS
MIN. MAX.
Data retention
voltage
Data retention
current
VCCDR
ICCDR
CE2 ≤ 0.2 V or
CE1 ≥ VCCDR - 0.2 V
VCCDR = 3 V,
CE2 ≤ 0.2 V or
CE1 ≥ VCCDR - 0.2 V
TA =
25°C
Chip disable to
data retention
tCDR
Recovery time
tR
NOTES:
1. CE2 should be ≥ VCCDR - 0.2 V or ≤ 0.2 V when CE1 ≥ VCCDR - 0.2 V
2. tRC = Read cycle time
2.0
0
tRC
5.5
1
20
UNIT
V
µA
µA
ns
ns
NOTE
1
1
2
LH5268A
CE1 CONTROL (NOTE)
VCC
4.5 V
2.2 V
VCCDR
CE1
0V
tCDR
DATA RETENTION MODE
CE1 ≥ VCCDR - 0.2 V
tR
CE2 CONTROL
VCC
CE2
4.5 V
DATA RETENTION MODE
tCDR
tR
VCCDR
0.8 V
0V
CE2 ≥ 0.2 V
NOTE: To control the data retention mode at CE1, fix the input level of CE2 between VCCDR and VCCDR - 0.2 V or 0 V to 0.2 V
during the data retention mode.
Figure 3. Low Voltage Data Retention
5268A-6
5
5 Page |
Páginas | Total 10 Páginas | |
PDF Descargar | [ Datasheet LH5268A.PDF ] |
Número de pieza | Descripción | Fabricantes |
LH5268A | CMOS 64K (8K x 8) Static RAM | Sharp Electrionic Components |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |