DataSheet.es    


PDF 46V32M16 Data sheet ( Hoja de datos )

Número de pieza 46V32M16
Descripción MT46V32M16
Fabricantes Micron Technology 
Logotipo Micron Technology Logotipo



Hay una vista previa y un enlace de descarga de 46V32M16 (archivo pdf) en la parte inferior de esta página.


Total 68 Páginas

No Preview Available ! 46V32M16 Hoja de datos, Descripción, Manual

DOUBLE DATA RATE
(DDR) SDRAM
FEATURES
• VDD = +2.5V ±0.2V, VDDQ = +2.5V ±0.2V
• Bidirectional data strobe (DQS) transmitted/
received with data, i.e., source-synchronous data
www.DataSheetc4aUp.ctoumre (x16 has two – one per byte)
• Internal, pipelined double-data-rate (DDR)
architecture; two data accesses per clock cycle
• Differential clock inputs (CK and CK#)
• Commands entered on each positive CK edge
• DQS edge-aligned with data for READs; center-
aligned with data for WRITEs
• DLL to align DQ and DQS transitions with CK
• Four internal banks for concurrent operation
• Data mask (DM) for masking write data (x16 has
two – one per byte)
• Programmable burst lengths: 2, 4, or 8
• x16 has programmable IOL/IOV.
• Concurrent auto precharge option is supported
• Auto Refresh and Self Refresh Modes
• Longer lead TSOP for improved reliability (OCPL)
• 2.5V I/O (SSTL_2 compatible)
OPTIONS
MARKING
• Configuration
128 Meg x 4 (32 Meg x 4 x 4 banks) 128M4
64 Meg x 8 (16 Meg x 8 x 4 banks) 64M8
32 Meg x 16 (8 Meg x 16 x 4 banks) 32M16
• Plastic Package – OCPL
66-pin TSOP (standard 22.3mm length) TG
(400 mil width, 0.65mm pin pitch)
• Timing – Cycle Time
7.5ns @ CL = 2 (DDR266B)1
7.5ns @ CL = 2.5 (DDR266B)2
10ns @ CL = 2 (DDR200)2
-75Z
-75
-8
• Self Refresh
Standard
none
Low Power
L
NOTE: 1. Supports PC2100 modules with 2-3-3 timing
2. Supports PC2100 modules with 2.5-3-3 timing
3. Supports PC1600 modules with 2-2-2 timing
ADVANCE
512Mb: x4, x8, x16
DDR SDRAM
MT46V128M4 – 32 Meg x 4 x 4 banks
MT46V64M8 – 16 Meg x 8 x 4 banks
MT46V32M16 – 8 Meg x 16 x 4 banks
For the latest data sheet revisions, please refer to the Micron
Web site:www.micron.com/datasheets
PIN ASSIGNMENT (TOP VIEW)
66-Pin TSOP
x4 x8 x16
VDD
VDD
VDD
NC DQ0 DQ0
VDDQ VDDQ VDDQ
NC NC DQ1
DQ0 DQ1 DQ2
VSSQ VSSQ VssQ
NC NC DQ3
NC DQ2 DQ4
VDDQ VDDQ VDDQ
NC NC DQ5
DQ1 DQ3 DQ6
VSSQ VSSQ VssQ
NC NC DQ7
NC NC NC
VDDQ VDDQ VDDQ
NC NC LDQS
NC NC NC
VDD
VDD
VDD
DNU DNU DNU
NC NC LDM
WE# WE# WE#
CAS# CAS# CAS#
RAS# RAS# RAS#
CS# CS# CS#
NC NC NC
BA0 BA0 BA0
BA1 BA1 BA1
A10/AP A10/AP A10/AP
A0 A0 A0
A1 A1 A1
A2 A2 A2
A3 A3 A3
VDD
VDD
VDD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
x16 x8 x4
66 VSS VSS VSS
65 DQ15 DQ7 NC
64 VSSQ VSSQ VSSQ
63 DQ14 NC NC
62 DQ13 DQ6 DQ3
61 VDDQ VDDQ VDDQ
60 DQ12 NC NC
59 DQ11 DQ5 NC
58 VSSQ VSSQ VSSQ
57 DQ10 NC NC
56 DQ9 DQ4 DQ2
55 VDDQ VDDQ VDDQ
54 DQ8 NC NC
53 NC
NC NC
52 VSSQ VSSQ VSSQ
51 UDQS DQS DQS
50 DNU DNU DNU
49
VREF
VREF VREF
48 VSS VSS VSS
47 UDM DM DM
46 CK# CK# CK#
45 CK
CK CK
44 CKE CKE CKE
43 NC
NC NC
42 A12 A12 A12
41 A11 A11 A11
40 A9
A9 A9
39 A8
A8 A8
38 A7
A7 A7
37 A6
A6 A6
36 A5
A5 A5
35 A4
A4 A4
34 VSS VSS VSS
Configuration
RefreshCount
RowAddressing
BankAddressing
ColumnAddressing
128 Meg x 4
32 Meg x 4 x 4banks
8K
8K(A0–A12)
4(BA0,BA1)
4K(A0–A9,A11,A12)
64 Meg x 8
16 Meg x 8 x 4 banks
8K
8K(A0–A12)
4(BA0,BA1)
2K(A0–A9, A11)
32 Meg x 16
8 Meg x 16 x 4 banks
8K
8K(A0–A12)
4(BA0,BA1)
1K(A0–A9)
KEY TIMING PARAMETERS
SPEED
GRADE
-75
-75
-8
CLOCK RATE
CL = 2** CL = 2.5**
133 MHz
100 MHz
100 MHz
133 MHz
133 MHz
125 MHz
DATA-OUT ACCESS DQS-DQ
WINDOW* WINDOW SKEW
2.5ns
2.5ns
3.4ns
±0.75ns
±0.75ns
±0.8ns
+0.5ns
+0.5ns
+0.6ns
*Minimum clock rate @ CL = 2 (-8) and CL = 2.5 (-75)
**CL = CAS (Read) Latency
512Mb: x4, x8, x16 DDR SDRAM
512Mx4x8x16DDR_B.p65 – Rev. B; Pub 4/01
1 Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001, Micron Technology, Inc.
‡ PRODUCTS AND SPECIFICATIONS DISCUSSED HEREIN ARE FOR EVALUATION AND REFERENCE PURPOSES ONLY AND ARE
SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE. PRODUCTS ARE ONLY WARRANTED BY MICRON TO MEET MICRON’S
PRODUCTION DATA SHEET SPECIFICATIONS.

1 page




46V32M16 pdf
ADVANCE
512Mb: x4, x8, x16
DDR SDRAM
FUNCTIONAL BLOCK DIAGRAM
64 Meg x 8
CKE
CK#
CK
www.DataSheet4CUS#.com
WE#
CAS#
RAS#
CONTROL
LOGIC
BANK3
BANK2
BANK1
MODE REGISTERS
13
A0-A12,
BA0, BA1
15
ADDRESS
REGISTER
REFRESH 13
COUNTER
13
ROW-
ADDRESS
MUX
13
BANK0
ROW-
ADDRESS
LATCH
&
DECODER
8192
BANK0
MEMORY
ARRAY
(8192 x 1024 x 16)
SENSE AMPLIFIERS
16,384
2
BANK
CONTROL
LOGIC
2
COLUMN-
ADDRESS
10
11 COUNTER/
LATCH
1
I/O GATING
DM MASK LOGIC
1024
(x16)
COLUMN
DECODER
CK
8
16 READ
LATCH 8
MUX
DATA
DLL
8
DQS
GENERATOR
DRVRS
1
COL0
INPUT
DQS
16 REGISTERS
MASK
1
WRITE
1
16
FIFO
2
&
DRIVERS
8
16
ck ck
8
out in DATA
1
1
1
RCVRS
8
8
8
CK
COL0
1
DQ0 -
DQ7, DM
DQS
512Mb: x4, x8, x16 DDR SDRAM
512Mx4x8x16DDR_B.p65 Rev. B; Pub 4/01
5 Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001, Micron Technology, Inc.

5 Page





46V32M16 arduino
Read Latency
The READ latency is the delay, in clock cycles, be-
tween the registration of a READ command and the
availability of the first bit of output data. The latency
can be set to 2, or 2.5 clocks, as shown in Figure 2.
If a READ command is registered at clock edge n,
and the latency is m clocks, the data will be available
nominally coincident with clock edge n + m. Table 2
indicates the operating frequencies at which each CAS
latency setting can be used.
www.DataSheet4RUe.csoemrved states should not be used as unknown
operation or incompatibility with future versions may
result.
CK#
CK
COMMAND
T0
READ
DQS
DQ
CK#
CK
COMMAND
T0
READ
DQS
DQ
T1
NOP
CL = 2
T2 T2n T3 T3n
NOP NOP
T1 T2 T2n T3 T3n
NOP
CL = 2.5
NOP
NOP
Burst Length = 4 in the cases shown
Shown with nominal tAC and nominal tDSDQ
TRANSITIONING DATA
DONT CARE
ADVANCE
512Mb: x4, x8, x16
DDR SDRAM
Table 2
CAS Latency (CL)
SPEED
-75Z
-75
-8
ALLOWABLE OPERATING
FREQUENCY (MHz)
CL = 2
75 f 133
75 f 100
75 f 100
CL = 2.5
75 f 133
75 f 133
75 f 125
Operating Mode
The normal operating mode is selected by issuing a
MODE REGISTER SET command with bits A7-A12 each
set to zero, and bits A0-A6 set to the desired values. A
DLL reset is initiated by issuing a MODE REGISTER
SET command with bits A7 and A9-A12 each set to zero,
bit A8 set to one, and bits A0-A6 set to the desired
values. Although not required by the Micron device,
JEDEC specifications recommend when a LOAD MODE
REGISTER command is issued to reset the DLL, it
should always be followed by a LOAD MODE REGIS-
TER command to select normal operating mode.
All other combinations of values for A7-A12 are re-
served for future use and/or test modes. Test modes
and reserved states should not be used because un-
known operation or incompatibility with future ver-
sions may result.
Figure 2
CAS Latency
512Mb: x4, x8, x16 DDR SDRAM
512Mx4x8x16DDR_B.p65 Rev. B; Pub 4/01
11
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001, Micron Technology, Inc.

11 Page







PáginasTotal 68 Páginas
PDF Descargar[ Datasheet 46V32M16.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
46V32M16 MT46V32M16Micron Technology
Micron Technology

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar