|
|
PDF DS1963L Data sheet ( Hoja de datos )
| Número de pieza | DS1963L | |
| Descripción | 4k-BIT MONETARY iButton | |
| Fabricantes | Dallas Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de DS1963L (archivo pdf) en la parte inferior de esta página. Total 24 Páginas | ||
|
No Preview Available !
www.dalsemi.com
SPECIAL FEATURES
§ 4096 bits of read/write nonvolatile memory
§ Overdrive mode boosts communication
speed to 142 kbits per second
§ 256-bit scratchpad ensures integrity of data
www.DataSheet4tUra.cnosmfer
§ Memory partitioned into 256-bit pages for
packetizing data
§ Data integrity assured with strict read/write
protocols
§ Four 32-bit read-only non rolling-over page
write cycle counters
§ 32 factory-preset tamper-detect bits to
indicate physical intrusion
§ On-chip 16-bit CRC generator for
safeguarding data transfers
§ Operating temperature range from -40°C to
+70°C
§ Over 10 years of data retention
COMMON iButton FEATURES
§ Unique, factory-lasered and tested 64-bit
registration number (8-bit family code + 48-
bit serial number + 8-bit CRC tester) assures
absolute traceability because no two parts are
alike
§ Multidrop controller for MicroLAN
§ Digital identification and information by
momentary contact
§ Chip-based data carrier compactly stores
information
§ Can be accessed while affixed to object
§ Economically communicates to host with a
single digital signal at 16.3 kbits per second
§ Standard 16-mm diameter and 1-WireTM
protocol ensure compatibility with iButton
device family
DS1963L
4k-BIT MONETARY iButton™
§ Button shape is self-aligning with cup-
shaped probes
§ Durable stainless steel case engraved with
registration number withstands harsh
environments
§ Easily affixed with self-stick adhesive
backing, latched by its flange, or locked with
a ring pressed onto its rim
§ Presence detector acknowledges when reader
first applies voltage
§ Meets UL#913 (4th Edit.); Intrinsically Safe
Apparatus, approved under Entity Concept
for use in Class I, Division 1, Group A, B, C
and D Locations (application pending)
F5 MICROCAN TM
0.36
5.89
0.51
c 1993
16.25
YYWW REGISTERED RR
2B 1A
000000FBD8B3
17.35
DATA
GROUND
All dimensions in millimeters.
ORDERING INFORMATION
DS1963L-F5
F5 MicroCan
EXAMPLES OF ACCESSORIES
DS9096P
Self-Stick Adhesive Pad
DS9101
Multi-Purpose Clip
DS9093RA
Mounting Lock Ring
DS9093F
Snap-In Fob
DS9092
iButton Probe
1 of 24
090399
1 page  
DS1963L
MEMORY
The memory map in Figure 5 shows a 32-byte page called the scratchpad and additional 32-byte pages
called memory. The DS1963L contains pages 0 through 15 which make up the 4096-bit SRAM. The
scratchpad is an additional page that acts as a buffer when writing to memory.
ADDRESS REGISTERS AND TRANSFER STATUS
Because of the serial data transfer, the DS1963L employs three address registers, called TA1, TA2 and
E/S (Figure 6). Registers TA1 and TA2 must be loaded with the target address to which the data will be
written or from which data will be sent to the master upon a Read command. Register E/S acts like a byte
counter and Transfer Status register. It is used to verify data integrity with write commands. Therefore,
the master only has read access to this register. The lower 5 bits of the E/S register indicate the address of
the last byte that has been written to the scratchpad. This address is called Ending Offset. Bit 5 of the E/S
www.DataShreeegt4isUt.ecor,mcalled PF or “partial byte flag,” is set if the number of data bits sent by the master is not an
integer multiple of 8. Bit 6 has no function; it always reads 0. Note that the lowest 5 bits of the target
address also determine the address within the scratchpad, where intermediate storage of data will begin.
This address is called byte offset. If the target address (TA1) for a Write command is 03CH for example,
then the scratchpad will store incoming data beginning at the byte offset 1CH and will be full after only
four bytes. The corresponding ending offset in this example is 1FH. For best economy of speed and
efficiency, the target address for writing should point to the beginning of a new page; i.e., the byte offset
will be 0. Thus the full 32-byte capacity of the scratchpad is available, resulting also in the ending offset
of 1FH. However, it is possible to write one or several contiguous bytes somewhere within a page. The
ending offset together with the Partial Flag support the master checking the data integrity after a Write
command. The highest valued bit of the E/S register, called AA or Authorization Accepted, acts as a flag
to indicate that the data stored in the scratchpad has already been copied to the target memory address.
Writing data to the scratchpad clears this flag.
WRITING WITH VERIFICATION
To write data to the DS1963L, the scratchpad has to be used as intermediate storage. First the master
issues the Write Scratchpad command to specify the desired target address, followed by the data to be
written to the scratchpad. Under certain conditions (see Write Scratchpad command) the master will
receive an inverted CRC16 of the command, address and data at the end of the write scratchpad command
sequence. Knowing this CRC value, the master can compare it to the value it has calculated itself to
decide if the communication was successful and proceed to the Copy Scratchpad command. If the master
could not receive the CRC16, it has to send the Read Scratchpad command to read back the scratchpad to
verify data integrity. As preamble to the scratchpad data, the DS1963L repeats the target address TA1
and TA2 and sends the contents of the E/S register. If the PF flag is set, data did not arrive correctly in the
scratchpad. The master does not need to continue reading; it can start a new trial to write data to the
scratchpad. Similarly, a set AA flag indicates that the Write command was not recognized by the iButton.
If everything went correctly, both flags are cleared and the ending offset indicates the address of the last
byte written to the scratchpad. Now the master can continue reading and verifying every data byte. After
the master has verified the data, it has to send the Copy Scratchpad command. This command must be
followed exactly by the data of the three address registers TA1, TA2 and E/S. The master may obtain the
contents of these registers by reading the scratchpad or derive it from the target address and the amount of
data to be written. As soon as the DS1963L has received these bytes correctly, it will copy the data to the
requested location beginning at the target address.
5 of 24
5 Page 
MEMORY FUNCTION FLOW CHART Figure 7 cont’d
DS1963L
www.DataSheet4U.com
11 of 24
11 Page | ||
| Páginas | Total 24 Páginas | |
| PDF Descargar | [ Datasheet DS1963L.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| DS1963L | 4k-BIT MONETARY iButton | Dallas Semiconductor |
| DS1963S | SHA iButton |  Dallas Semiconducotr |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |