DataSheet.es    


PDF ZL10210 Data sheet ( Hoja de datos )

Número de pieza ZL10210
Descripción DVB-C Cable Channel Demodulator
Fabricantes Zarlink Semiconductor 
Logotipo Zarlink Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de ZL10210 (archivo pdf) en la parte inferior de esta página.


Total 21 Páginas

No Preview Available ! ZL10210 Hoja de datos, Descripción, Manual

ZL10210
DVB-C Cable Channel Demodulator
Data Sheet
Features
• DVB-C EN300429 and ITU-T J.83 annex A/C
compliant QAM demodulator
• Conventional IF and low IF input supported
• QAM constellations 16, 32, 64, 128 and 256
• Symbol rates up to 9 MBaud
• Blind acquisition of all symbol rates
• Blind acquisition of QAM constellations
www.DataSheet4US.cionmgle IF filter bandwidth for all symbol rates
• Signal level, BER and SNR indicators
• Programmable IF/RF AGC take-over point
• Power down mode under software control
• Parallel and serial MPEG outputs
• External 4 or 27 MHz clock or single low-cost
10 MHz crystal
• Small package size LQFP64 7x7 mm
• Power consumption <300 mW at 6.9 MBaud
• 5 V tolerant 2-wire bus control interface
• 5 V tolerant GPIO port and AGC outputs
• RF level detect facility via a separate ADC
• Very low driver software overhead due to on-chip
state-machine control.
• General purpose programmable timer
Applications
• Set-top boxes
• Digital cable ready TV applications
• Cable modems
• SMATV/MATV receivers
November 2005
Ordering Information
ZL10210/GC/GP1N 64 Pin LQFP
-40oC to +85oC
Description
The ZL10210 is a DVB-C and ITU-T annex A/C QAM
demodulator. This low power cable demodulator
includes standard Zarlink features of auto signal acqui-
sition, fast blind-scan capability, software/hardware
power down, RF level, BER and SNR detection. The
ZL10210 represents the latest in QAM demodulation
for DVB cable. Together with a cable tuner, a full digital
cable receiver front-end can be realized. Either
conventional intermediate frequencies such as 36 or
44 MHz or low intermediate frequencies can be used -
see application below. The ZL10210 requires only a
single channel filter bandwidth of 8 MHz nominal for full
DVB and ITU-T annex A/C performance. The low
power consumption, small package form factor and
integrated software/hardware power-down modes help
reduce the system BoM (bill of materials) in cost
sensitive applications. The device is packaged in a
7 x 7 mm 64-pin LQFP.
Functional Description
The ZL10210 accepts an analog signal from the tuner,
either at low Intermediate Frequency (IF) or conven-
tional IF up to 50 MHz, and delivers an MPEG2
compliant transport stream. It contains a single 10-bit
Figure 1 - System Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2005, Zarlink Semiconductor Inc. All Rights Reserved.

1 page




ZL10210 pdf
ZL10210
1.0 Pin & Package Details
1.1 Pin Outline
Figure 4 below shows the pin functions of the ZL10210.
www.DataSheet4U.com
Data Sheet
1.2 Pin Allocation
Pin Function
1 Vdd
2 CVdd
3 Gnd
4 SADD3
5 SADD2
6 IRQ
7 CVdd
8 Gnd
Figure 4 - Pin Outline
Pin Function Pin
Function
17 GPP0
18 SADD4
19 RESET
20 SLEEP
21 PLLTest
22 PLLVdd
23 Gnd
24 XTI
33 Vdd
34 RFLev
35 Gnd
36 CVdd
37 SADD1
38 SADD0
39 AGC2/GPP1
40 AGC1
Table 1 - Pin Names - numeric
5
Zarlink Semiconductor Inc.
Pin Function
49 MDO0
50 MDO1
51 MDO2
52 MDO3
53 MDO4
54 MDO5
55 Vdd
56 Gnd

5 Page





ZL10210 arduino
ZL10210
Data Sheet
Parameter
Symbol
Value
Min.
Max.
CLK clock frequency (Primary)
fCLK
0
Bus free time between a STOP and START condition.
tBUFF
200
Hold time (repeated) START condition.
tHD;STA
200
LOW period of CLK clock.
tLOW
1300
HIGH period of CLK clock.
tHIGH
600
Set-up time for a repeated START condition.
www.DataSheet4U.com
Data hold time (when input).
tSU;STA
tHD;DAT
200
100
Data set-up time
tSU;DAT
100
Rise time of both CLK and DATA signals.
tR
Fall time of both CLK and DATA signals, (100pF to ground). tF
20
Set-up time for a STOP condition.
tSU;STO
200
Table 3 - Timing of 2-Wire Bus
1. If operating with an external 4 MHz clock, the serial clock frequency is reduced to 100 kHz maximum.
2. The rise time depends on the external bus pull up resistor. Loading prevents full speed operation.
400 1
note 2
2.2 MPEG
2.2.1 Data Output Header Format
Unit
kHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
188 byte packet output
184 Transport packet bytes
Transport
Packet
Header
4 bytes
0 1 0 0 0 1 1 1 1st byte
TEI 2nd byte
MDO[7]
MDO[0]
Figure 6 - DVB Transport Packet Header Byte
11
Zarlink Semiconductor Inc.

11 Page







PáginasTotal 21 Páginas
PDF Descargar[ Datasheet ZL10210.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
ZL10210DVB-C Cable Channel DemodulatorZarlink Semiconductor
Zarlink Semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar