PDF LM2324 Datasheet ( Hoja de datos )

Número de pieza LM2324
Descripción PLLatinum 2.0 GHz Frequency Synthesizer for RF Personal Communications
Fabricantes National Semiconductor 
Logotipo National Semiconductor Logotipo

Total 12 Páginas
LM2324 Hoja de datos, Descripción, Manual
November 1999
PLLatinum2.0 GHz Frequency Synthesizer for RF
Personal Communications
General Description
The LMX2324 is a high performance frequency synthesizer
with integrated 32/33 dual modulus prescaler designed for
RF operation up to 2.0 GHz. Using a proprietary digital
phase locked loop technique, the LMX2324’s linear phase
detector characteristics can generate very stable, low noise
control signals for UHF and VHF voltage controlled oscilla-
Serial data is transferred into the LMX2324 via a three-line
MICROWIREinterface (Data, LE, Clock). Supply voltage
range is from 2.7V to 5.5V. The LMX2324 features very low
current consumption, typically 3.5 mA at 3V. The charge
pump provides 4 mA output current.
The LMX2324 is manufactured using National’s ABiC V
BiCMOS process and is packaged in a 16-pin TSSOP and a
16-pin Chip Scale Package (CSP).
n RF operation up to 2.0 GHz
n 2.7V to 5.5V operation
n Low current consumption: ICC = 3.5 mA (typ) at VCC =
n Dual modulus prescaler: 32/33
n Internal balanced, low leakage charge pump
n Cellular telephone systems (GSM, NADC, CDMA, PDC)
n Personal wireless communications (DCS-1800, DECT,
n Wireless local area networks (WLANs)
n Other wireless communication systems
Functional Block Diagram
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
MICROWIREand PLLatinumare trademarks of National Semiconductor Corporation.
© 1999 National Semiconductor Corporation DS101030

1 page

LM2324 pdf
1.0 Functional Description
The basic phase-lock-loop (PLL) configuration consists of a
high-stability crystal reference oscillator, a frequency synthe-
sizer such as the National Semiconductor LMX2324, a volt-
age controlled oscillator (VCO), and a passive loop filter. The
frequency synthesizer includes a phase detector, current
mode charge pump, as well as programmable reference [R]
and feedback [N] frequency dividers. The VCO frequency is
established by dividing the crystal reference signal down via
the R counter to obtain a frequency that sets the comparison
frequency. This reference signal, fr, is then presented to the
input of a phase/frequency detector and compared with an-
other signal, fp, the feedback signal, which was obtained by
dividing the VCO frequency down by way of the N counter.
The phase/frequency detector’s current source outputs
pump charge into the loop filter, which then converts the
charge into the VCO’s control voltage. The phase/frequency
comparator’s function is to adjust the voltage presented to
the VCO until the feedback signal’s frequency (and phase)
match that of the reference signal. When this “phase-locked”
condition exists, the RF VCO’s frequency will be N times that
of the comparison frequency, where N is the divider ratio.
The reference oscillator frequency for the PLL is provided by
an external reference TCXO through the OSCin pin. OSCin
block can operate to 40 MHz with a minimum input sensitivity
of 0.4VPP. The inputs have a VCC/2 input threshold and can
be driven from an external CMOS or TTL logic gate.
The R Counter is clocked through the oscillator block. The
maximum frequency is 40 MHz. The R Counter is a 10 bit
CMOS binary counters with a divide range from 2 to 1,023.
See programming description 2.2.1.
The N counter is clocked by the small signal fIN and fINB input
pins. The LMX2324 RF N counter is 15 bit integer divider.
The N counter is configured as a 5 bit A Counter and a 10 bit
B Counter, offering a continuous integer divide range from
992 to 32,767. The LMX2324 is capable of operating from
100 MHz to 2.0 GHz with a 32/33 prescaler.
1.3.1 Prescaler
The RF inputs to the prescaler consist of the fIN and fINB pins
which are the complimentary inputs of a differential pair am-
plifier. The differential fIN configuration can operate to 2 GHz
with an input sensitivity of −15 dBm. The input buffer drives
the N counter’s ECL D-type flip flops in a dual modulus con-
figuration. A 32/33 prescale ratio is provided for the
LMX2324. The prescaler clocks the subsequent CMOS flip-
flop chain comprising the fully programmable A and B
The phase(/frequency) detector is driven from the N and R
counter outputs. The maximum frequency at the phase de-
tector inputs is 10 MHz. The phase detector outputs control
the charge pumps. The polarity of the pump-up or pump-
down control is programmed using PD_POL, depending on
whether RF VCO characteristics are positive or negative
(see programming description 2.2.2). The phase detector
also receives a feedback signal from the charge pump, in or-
der to eliminate dead zone.
The phase detector’s current source output pumps charge
into an external loop filter, which then converts the charge
into the VCO’s control voltage. The charge pumps steer the
charge pump output, CPo, to VP (pump-up) or Ground
(pump-down). When locked, CPo is primarily in a TRI-STATE
mode with small corrections. The RF charge pump output
current magnitude is set to 4.0 mA. The charge pump output
can also be used to output divider signals as detailed in sec-
tion 2.2.3.
The programmable functions are accessed through the
MICROWIRE serial interface. The interface is made of three
functions: clock, data and latch enable (LE). Serial data for
the various counters is clocked in from data on the rising
edge of clock, into the 18-bit shift register. Data is entered
MSB first. The last bit decodes the internal register address.
On the rising edge of LE, data stored in the shift register is
loaded into one of the two appropriate latches (selected by
address bits). A complete programming description is in-
cluded in the following sections.
The PLL can be power controlled in two ways. The first
method is by setting the CE pin LOW. This asynchronously
powers down the PLL and TRI-STATE the charge pump out-
put, regardless of the PWDN bit status. The second method
is by programming through MICROWIRE, while keeping the
CE HIGH. Programming the PWDN bit in the N register
HIGH (CE=HIGH) will disable the N counter and de-bias the
fIN input (to a high impedance state). The R counter function-
ality also becomes disabled. The reference oscillator block
powers down when the power down bit is asserted. The
OSCin pin reverts to a high impedance state when this con-
dition exists. Power down forces the charge pump and
phase comparator logic to a TRI-STATE condition. A power
down counter reset function resets both N and R counters.
Upon powering up the N counter resumes counting in “close”
alignment with the R counter (The maximum error is one
prescaler cycle). The MICROWIRE control register remains
active and capable of loading and latching in data during all
of the power down modes.

5 Page

LM2324 arduino
Physical Dimensions inches (millimeters) unless otherwise noted
16-Pin Thin Shrink Small Outline Package
Order Number LMX2324TM, LMX2324TMX
NS Package Number MTC16

11 Page

PáginasTotal 12 Páginas
PDF Descargar[ LM2324.PDF ]

Enlace url

Hoja de datos destacado

Número de piezaDescripciónFabricantes
LM2320-750 Watt AC-DC ConvertersPower-One
LM2320-750 Watt DC-DC ConvertersPower-One
LM2324PLLatinum 2.0 GHz Frequency Synthesizer for RF Personal CommunicationsNational Semiconductor
National Semiconductor
LM2324TMXPLLatinum 2.0 GHz Frequency Synthesizer for RF Personal CommunicationsNational Semiconductor
National Semiconductor

Número de piezaDescripciónFabricantes

High Voltage 3 phase Motor Driver IC.


12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.    |   2019   |  Privacy Policy  |  Contacto  |  Buscar