DataSheet.es    


PDF ZEN2044F Data sheet ( Hoja de datos )

Número de pieza ZEN2044F
Descripción 33MHz Up/down Counter
Fabricantes Zenic 
Logotipo Zenic Logotipo



Hay una vista previa y un enlace de descarga de ZEN2044F (archivo pdf) en la parte inferior de esta página.


Total 25 Páginas

No Preview Available ! ZEN2044F Hoja de datos, Descripción, Manual

www.DataSheet4U.com
PROGRAMMABLE UNIVERSAL COUNTER
ZEN2044F
DESCRIPTION
The ZEN2044F is a 24bit x 4ch. programmable universal counter LSI. The ZEN2044F can count
phase-shifted pulse signals or up/down pulse signals generated from rotary encoders or linear scales.
Since the counter response speed is as high as 33MHz(MAX), the ZEN2044F can be used in a variety of
applications required high speed counting, including digital servo controls and precision measurements. As
to command sets, the ZEN2044F has a compatibility with the ZEN2011P.
The ZEN2044F can also monitor input signals and detect any abnormal input accompanied with noise or
other disturbances, so that the reliability of counted values are secured.
1. Features
Pin Configuration(Top View)
24bit binary up/down counter x 4ch.
Counter response speed:
33MHz(MAX)(CLK fo=33MHz at 50% duty)
Input frequency of count pulse
Two phase-shifted pulse signal input:
DC-8.25MHz (less than fo x 1/4)
Up/down pulse signal input:
DC-16.5MHz (less than fo x 1/2)
Direction recognition for up/down count
Abnormal input detection circuit
80
81
Z/CLR2
UD/AB2
DIR2
Vdd
EXTB3
EXTA3
Vss
LD3
LT3
Vss
Vdd
SEL30
SEL31
SEL32
Vss
A/UP3
B/DN3
Z/CLR3
Vdd
n.c.
80
85
90
95
100
100
75
5
70
10
65
15
60
20
55
25
51
50
50 n.c.
Vss
TEST1
TEST0
Vss
45 D7
D6
D5
D4
Vdd
40 Vss
D3
D2
D1
D0
35 Vdd
RD
WR
Vss
30 n.c.
31
Preload register for the up/down counter
1
30
Latch register for the up/down counter
Coincidence detection between reference value and count value
Counter operation mode
Quad/double/single edge evaluation(for two phase-shifted signal / single pulse signal)
Counter direction selection
Count clear control: synchronous/asynchronous
Command mode
Mode 0:
Each channel has one comparator for coincidence detection
Each channel has one port for user input
Mode 1:
Each channel has two comparators for coincidence detection
Each channel has no port for user input
Logical sum output of coincidence detections available
Interrupt output under some conditions available
8bit data bus
Low power CMOS technology
TTL level compatible input
Single 5V power supply
100 pin QFP
Note ) In following chapters;
"n" corresponds to a number of the channel(0-3).
"*" stands for "Don't care".
(Z2044G00)ZENIC INC.
-1-

1 page




ZEN2044F pdf
www.DataSheet4U.com
ZEN2044F
Name
Vdd
N.C.
TEST0
TEST1
TESTI
No.
7
17
35
41
54
68
69
84
91
99
1
14
23
31
50
60
100
47
48
13
I/O
- Supply voltage(+5V)
Function
- Not connected.
I These test pins MUST be connected with +5V in nomal operation.
Note ) Except N.C., the input pins which are not used MUST be connected with Vdd or Ground.
ZEN2044F
(Z2044G00)ZENIC INC.
-5-

5 Page





ZEN2044F arduino
www.DataSheet4U.com
ZEN2044F
4-6. Default values of internal registers after reset
After RESET is asserted, the values of the internal registers and the system mode are set according to
Table 6.
Table 6
Regsiter/Mode The reset value
Regsiter/Mode
Counter
000000H
System mode
Preload reg.
keeping the value
before reset
Reference reg.
A
Latch reg.
keeping the value
before reset
Reference reg.
B
Command reg.
D7(LD)
D6(ZE1)
D5(ZE0)
D4(LT)
D3(RS1)
D2(RS0)
D1(BS1)
D0(BS0)
0
1
0
0
0
0
0
0
(NOP)
ZNE
(NOP)
Up/down counter
Low byte
Status reg.
D7(AI)
D6(Z)
D5(A)
D4(B)
D3(DTR)
D2(U/D)
D1(EQA)
D0(U)
0
Depending on input Z/CLR
Depending on input A/UP
Depending on input B/DN
0
0
1
Depending on input U
The reset value
Mode 0
keeping the value
before reset
keeping the value
before reset
5. Registers
The ZEN2044F has the following registers at each cannel.
A command register for controling the action of the counter.[write only]
A status register for indicating the internal state.[read only]
A preload register for storing the counter value to be loaded.[write only]
A reference register for storing the value to be compared with the counter.[write only]
A latch register for storing the counter value to be read by the CPU.[read only]
Note ) The counter value can be directly wrote without storing it in the preload register but we don't
recommend it.
- 11 -
ZEN2044F
(Z2044G00)ZENIC INC.

11 Page







PáginasTotal 25 Páginas
PDF Descargar[ Datasheet ZEN2044F.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
ZEN2044F33MHz Up/down CounterZenic
Zenic

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar