DataSheet.es    


PDF GD16589 Data sheet ( Hoja de datos )

Número de pieza GD16589
Descripción (GD16585 / GD16589) Transmitter MUX
Fabricantes Giga 
Logotipo Giga Logotipo



Hay una vista previa y un enlace de descarga de GD16589 (archivo pdf) en la parte inferior de esta página.


Total 17 Páginas

No Preview Available ! GD16589 Hoja de datos, Descripción, Manual

www.DataSheet4U.com
an Intel company
10 Gbit/s
Transmitter MUX
with Re-timing
GD16585/GD16589
(FEC)
Preliminary
General Description
Features
GD16585 and GD16589 are transmitter
chips used in SDH STM-64 and SONET
OC-192 optical communication systems.
The device is available in two versions:
u GD16585 for 9.5328 Gbit/s.
u GD16589 for 10.66 Gbit/s with
Forward Error Correction (FEC).
Except the different operating bit rate the
two versions are functional identical.
The transmitter integrates the main func-
tions of the serializer which are:
u Clock Multiply Unit (CMU)
u 16:1 Multiplexer in a single monolithic
IC.
The CMU consists of Phase Locked
Loop (PLL) controlled from an external
reference clock. The PLL characteristics
are controlled by an external loop filter al-
lowing the user to optimize the jitter
perfomance of the device.
The 16:1 Multiplexer accepts 16 parallel
input bits at 622.88 Mbit/s (or 666 Mbit/s)
that are serialized into a 9.9538 Gbit/s (or
10.66 Gbit/s) data stream. The serialized
data stream is re-timed by the high-
speed clock from the VCO.
The parallel input interface features
GIGA’s unique self-synchronizing dy-
namic phase alignment scheme that al-
lows both:
u Source synchronous counter clocking
for OIF99.102.5 interfaces.
u Forward clocking with phase nulling
and jitter clean-up of the clock.
These schemes enable the serializer to
absorb output delay variations from the
upstream System ASIC without use of
initialization or reset.
The data and clock inputs to the MUX
are LVDS and the output data is CML
compatible.
The device operates from a dual -5.2 V
and +3.3 V power supply. The power dis-
sipation is 2.2 W, typical.
The device is manufactured in a Silicon
Bipolar process and packaged in an 132
balls 13 × 13 mm Ceramic/Plastic Ball
Grid Array (CBGA).
DI0
DIN0
Parallel
Input Data
DI15
DIN15
16:1
Multiplexer
SEL1
SEL2
CKOUT
CKOUTN
CKI
CKIN
Phase
Selector
PFCX
FF
Timing
Control
VCO
Phase
Frequency
Detector
VCUR
OUT
OUTN
VCTL
PCTL
(PHIGH)
(PLOW)
NLDET
PCTLX SGNX
TCK
SEL3 REFCK/N VCC VDD VDDO VDDA VEE
l PLL based CMU with on-chip 10 GHz
or 10.66 GHz VCO.
l 16:1 Multiplexer with a last stage
re-timing.
l OIF99.102.5 compliant timing .
l LVDS compatible parallel data and
clock inputs
l CML compatible serial data output.
l 155 MHz or 622 MHz reference clock
input (selectable).
l Divide by 16 clock output.
l PLL out of lock detector.
l Dual supply operation: -5.2 V and
+3.3 V
l Low power dissipation: 2.2 W (typ.).
l Available in three package versions:
– EB: 132 ball (16 mill) Ceramic
BGA 13 × 13 mm
– EF: 132 ball (20 mill) Ceramic
BGA 13 × 13 mm
– FB: 132 ball (20 mill) Plastic
BGA 13 × 13 mm
l
l Available in two versions:
– GD16585 for 10 Gbit/s
– GD16589 for 10.66 Gbit/s
Applications
l Telecommunication systems:
– SDH STM-64
– SONET OC-192
– Optical Transport Networking
(OTN)
– FEC applications
l Fibre optic test equipment.
Data Sheet Rev.: 13

1 page




GD16589 pdf
10 Gbit/s Output Interface
www.DataSheet4U.com
GD16585/GD16589
0V
50W
OUT
OUTN
50W MSL
-5.2V
VCUR
Figure 3. 10 Gbit/s outputs (OUT/OUTN), DC coupled.
Driver
50W
GD16585/GD16589
0V
50W
OUT
100nF
OUTN
50W MSL
Driver
50W
-5.2V
VCUR
Figure 4. 10 Gbit/s outputs (OUT/OUTN), AC coupled.
Note: With AC coupled outputs VCUR must not be connected directly to 0 V.
Data Sheet Rev.: 13
GD16585/GD16589
Page 5 of 17

5 Page





GD16589 arduino
www.DDataCSheCet4hUa.cormacteristics
TCASE* = 0 °C to 70 °C. VEE = -5.2 V. VCC = +3.3 V. VDD is 0 V or GND.
All voltages in table are referred to VDD.
All currents are defined positive out of pin.
Symbol:
VEE
VCC
IEE
ICC
VIH LVDS
VIL LVDS
VIVR LVDS
RIN LVDS
VOH OC
VOL OC
IOH OC
IOL OC
VOH OUT
VOL OUT
Characteristic:
Negative Supply Voltage
Positive Supply for LVDS I/O
Negative Supply Current
Positive Supply Current
LVDS Input Voltage High, (differential)
LVDS Input Voltage Low, (differential)
LVDS Input Voltage Range
LVDS Input Resistor Termination
Open Collector Output Voltage High
Open Collector Output Voltage Low
Open Output Current High
Open Output Current Low
OUT/OUTN Voltage High
OUT/OUTN Voltage Low
Conditions:
DC
Note 1
Note 1
Note 1
Note 1
Note 1, 10 MHz
Note 1, 10 MHz
IOH OUT
IOL OUT
VIH SEL1-3,SGNX
VIL SEL1-3, SGNX
OUT/OUTN Current High
OUT/OUTN Current Low
SEL1-3, SGNX Input Voltage High
SEL1-3, SGNX Input Voltage Low
Note 1
Note 1
Note 2
Note 2
Note 1:
Note 2:
Note 3:
*:
Output externally terminated by 50 W to 0 V.
SEL1-3 and SGNX can be connected directly to VDD or VEE.
VOL OUT MIN. may require VCUR adjustment, VCUR > -1 V.
TCASE measured at the center of the top.
MIN.:
-5.46
+3.135
-21
100
0.8
80
-0.05
-0.5
-0.1
-9
-0.1
-0.8
Note 3
0
VEE
TYP.:
-5.2
+3.3
400
-17
100
0
-0.4
0
-8
-0.05
-0.7
0
-14
VEE + 2
VEE + 0.8
MAX.:
-4.94
3.465
500
-100
2.4
120
+0.05
-0.3
+0.1
-7
+0.05
-0.5
UNIT:
V
V
mA
mA
mV
mV
V
W
V
V
mA
mA
V
V
mA
mA
V
V
Data Sheet Rev.: 13
GD16585/GD16589
Page 11 of 17

11 Page







PáginasTotal 17 Páginas
PDF Descargar[ Datasheet GD16589.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
GD16584(GD16584 / GD16588) Receiver / CDR and DeMUXGiga
Giga
GD16585(GD16585 / GD16589) Transmitter MUXGiga
Giga
GD16585Transmitter MUXGiga
Giga
GD16588(GD16584 / GD16588) Receiver / CDR and DeMUXGiga
Giga

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar