DataSheet.es    


PDF GS84118B Data sheet ( Hoja de datos )

Número de pieza GS84118B
Descripción 256K x 18 Sync Cache Tag
Fabricantes GSI Technology 
Logotipo GSI Technology Logotipo



Hay una vista previa y un enlace de descarga de GS84118B (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! GS84118B Hoja de datos, Descripción, Manual

www.DataSheet4U.com
TQFP, BGA
Commercial Temp
Industrial Temp
256K x 18 Sync
Cache Tag
GS84118T/B-166/150/133/100
166 MHz–100 MHz
8.5 ns–12 ns
3.3 V VDD
3.3 V and 2.5 V I/O
Features
• 3.3 V +10%/–5% core power supply, 2.5 V or 3.3 V I/O
supply
• Intergrated data comparator for Tag RAM application
• FT mode pin for flow through or pipeline operation
• LBO pin for Linear or Interleave (PentiumTM and X86) Burst
mode
• Synchronous address, data I/O, and control inputs
• Synchronous Data Enable (DE)
• Asynchronous Output Enable (OE)
• Asynchronous Match Output Enable (MOE)
• Byte Write (BWE) and Global Write (GW) operation
• Three chip enable signals for easy depth expansion
• Internal self-timed write cycle
• JTAG Test mode conforms to IEEE standard 1149.1
• JEDEC-standard 100-lead TQFP package and 119-BGA:
T:TQFP or B: BGA
Pipeline
3-1-1-1
Flow
Through
2-1-1-1
-166 -150 -133 -100
tcycle 6.0 ns 6.6 ns 7.5 ns 10 ns
tKQ 3.5 ns 3.8 ns 4.0 ns 4.5 ns
IDD 310 mA 275 mA 250 mA 190 mA
tKQ 8.5 ns 10 ns 11 ns 12 ns
tcycle 10 ns 10 ns 15 ns 15 ns
IDD 190 mA 190 mA 140 mA 140 mA
Functional Description
The GS84118 is a 256K x 18 high performance synchronous
SRAM with integrated Tag RAM comparator. A 2-bit burst
counter is included to provide burst interface with PentiumTM
and other high performance CPUs. It is designed to be used as
a Cache Tag SRAM, as well as data SRAM. Addresses, data
IOs, match output, chip enables (CE1, CE2, CE3), address
control inputs (ADSP, ADSC, ADV), and write control inputs
(BW1, BW2, BWE, GW, DE) are synchronous and are
controlled by a positive-edge-triggered clock (CLK).
Output registers and the Match output register are provided and
controlled by the FT mode pin (Pin 14). Through use of the FT
mode pin, I/O registers can be programmed to perform pipeline
or flow through operation. Flow Through mode reduces
latency.
Byte write operation is performed by using Byte Write Enable
(BWE) input combined with two individual byte write signals
BW1-2. In addition, Global Write (GW) is available for
writing all bytes at one time.
Compare cycles begin as a read cycle with output disabled so
that compare data can be loaded into the data input register.
The comparator compares the read data with the registered
input data and a match signal is generated. The match output
can be either in Pipeline or Flow Through modes controlled by
the FT signal.
Low power (Standby mode) is attained through the assertion of
the ZZ signal, or by stopping the clock (CLK). Memory data is
retained during Standby mode.
JTAG boundary scan interface is provided using IEEE
standard 1149.1 protocol. Four pins—Test Data In (TDI), Test
Data Out (TDO), Test Clock (TCK) and Test Mode Select
(TMS)—are used to perform JTAG function.
The GS84118 operates on a 3.3 V power supply and all inputs/
outputs are 3.3 V- or 2.5 V-LVTTL-compatible. Separate
output (VDDQ) pins are used to allow both 3.3 V or 2.5 V IO
interface.
* Pentium is a trademark of Intel Corp.
Output Enable (OE), Match Output Enable, and power down
control (ZZ) are asynchronous. Burst can be initiated with
either ADSP or ADSC inputs. Subsequent burst addresses are
generated internally and are controlled by ADV. The burst
sequence is either interleave order (PentiumTM or x86) or
linear order, and is controlled by LBO.
Rev: 1.05 7/2001
1/30
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Trademark Notice (if any) Trademark of Giga Semiconductor, Inc. (GSI Technology).
© 1999, Giga Semiconductor, Inc.

1 page




GS84118B pdf
www.DataSheet4U.com
PBGA Pin Description
Pin Location
P4, N4, R2, C3, B3, C2, A2, A3, A5, A6, T6, C5,
R6, T5, T2, T3, B5, C6
K4
M4
L5
G3
H4
E4, B2, B6
F4
G4
A4, B4
P7, N6, L6, K7, H6, G7, F6, E7, D1, E2, G2, H1,
K2, L1, M2, N1
D6, P2
M6
P6
N7
T7
R5
R3
U2
U3
U5
U4
C4, J2, J4, J6, R4
D3, D5, E3, E5, F3, F5, H3, H5, K3, K5, M3, M5,
N3, N5, P3, P5
A1, A7, F1, F7, J1, J7, M1, M7, U1, U7
B1, B7, C1, C7, D2, D4, D7, E1, E6, F2, G1, G5,
G6, H2, H7, J3, J5, K1, K6, L2, L3, L4, L7, N2,
P1, RR1, R7, T1, T4, U6
Symbol
A0–A17
CLK
BWE
BW1
BW2
GW
CE1,CE2, CE3
OE
ADV
ADSP, ADSC
DQ1–DQ16
DQP1–DQP2
MATCH
MOE
DE
ZZ
FT
LBO
TMS
TDI
TDO
TCK
VDD
VSS
VDDQ
NC
GS84118T/B-166/150/130/100
Description
Address Input Signals—Inputs are registered and must meet
setup and hold times, as specified on page 11.
Clock Input Signal
Byte Write Enable Signal—The byte write enable signal needs to
be combined with one of the four byte write signals for a write
operation to occur.
Byte Write signal for data outputs 1 thru 8
Byte Write signal for data outputs 9 thru 16
Global Write Enable
Chip Enables
Output Enable
Burst address advance
Address status signals
Data Input and Output pins
Parity Input and Output pins
Match Output
Match Output Enable
Data Enable—Data input registers are updated only when DE is
active.
Power down control—Application of ZZ will result in a low
standby power consumption.
Flow Through or Pipeline mode
Linear Order Burst mode
Test Mode Select
Test Data In
Test Data Out
Test Clock
3.3 V power supply
Ground
2.5 V/3.3 V output power supply
No Connect
Rev: 1.05 7/2001
5/30 © 1999, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

5 Page





GS84118B arduino
www.DataSheet4U.com
DC Characteristics and Supply Currents (Voltage reference to VSS = 0 V)
(VDD = 3.135 V–3.6 V, Ta = 0–70°C for Commercial Temperature Offering)
GS84118T/B-166/150/130/100
Parameter
Input Leakage Current
(except ZZ, FT, LBO pins)
ZZ Input Current
Mode Input Current
(FT & LBO pins)
Output Leakage Current
Output High Voltage
Output High Voltage
Output Low Voltage
Symbol
Test Conditions
Min Max
IIL
VIN = 0 to VDD
–1 uA 1 uA
IinZZ
VDD VIN VIH
0 V VIN VIH
–1 uA 1 uA
–1 uA 300 uA
IinM
VDD VIN VIL
0 V VIN VIL
–30 0uA 1 uA
–1 uA 1 uA
Iol
Output Disable,
VOUT = 0 to VDD
–1 uA 1 uA
VOH IOH = –4 mA, VDDQ = 2.375 V 1.7 V
VOH IOH = –4 mA, VDDQ = 3.135 V 2.4 V
VOL IOL = +4 mA
0.4 V
Rev: 1.05 7/2001
11/30
© 1999, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet GS84118B.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
GS84118AB256K x 18 Sync Cache TagGSI Technology
GSI Technology
GS84118AT256K x 18 Sync Cache TagGSI Technology
GSI Technology
GS84118B256K x 18 Sync Cache TagGSI Technology
GSI Technology
GS84118T256K x 18 Sync Cache TagGSI Technology
GSI Technology

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar