|
|
PDF 24C16 Data sheet ( Hoja de datos )
| Número de pieza | 24C16 | |
| Descripción | (24C01 - 24C16) 2-WIRE SERIAL CMOS EEPROM | |
| Fabricantes | ISSI | |
| Logotipo |  |
|
 1. 16KBit, EEPROM Memory, 8 Pin  Hay una vista previa y un enlace de descarga de 24C16 (archivo pdf) en la parte inferior de esta página. Total 16 Páginas | ||
|
No Preview Available !
IS24C01 IS24C02www.DataSheet4U.com
IS24C04 IS24C08 IS24C16
ISSI®
1K-bit/2K-bit/4K-bit/8K-bit/16K-bit
2-WIRE SERIAL CMOS EEPROM
APRIL 2002
FEATURES
• Low Power CMOS Technology
–Standby Current less than 8 µA (5.5V)
–Read Current (typical) less than 1 mA (5.5V)
–Write Current (typical) less than 3 mA (5.5V)
• Flexible Voltage Operation
–Vcc = 1.8V to 5.5V for –2 version
–Vcc = 2.5V to 5.5V for –3 version
• 400 KHz (I2C Protocol) Compatibility
• Hardware Data Protection
–Write Protect Pin
• Sequential Read Feature
• Filtered Inputs for Noise Suppression
• 8-pin PDIP and 8-pin SOIC packages
• 8-pin TSSOP (1K,2K, 4K & 8K only)
• 8-pin MSOP (1K,2K only)
• Self time write cycle with auto clear
5 ms @ 2.5V
• Organization:
–IS24C01 128x8 (one block of 128 bytes)
–IS24C02 256x8 (one block of 256 bytes)
–IS24C04 512x8 (two blocks of 256 bytes)
–IS24C08 1024x8 (four blocks of 256 bytes)
–IS24C16 2048x8 (eight blocks of 256 bytes)
• Page Write Buffer
• Two-Wire Serial Interface
–Bi-directional data transfer protocol
• High Reliability
–Endurance: 1,000,000 Cycles
–Data Retention: 100 Years
• Commercial, Industrial and Automotive tempera-
ture ranges
DESCRIPTION
The IS24CXX (refers to IS24C01, IS24C02, IS24C04,
IS24C08, IS24C16) family is a low-cost and low voltage 2-
wire Serial EEPROM. It is fabricated using ISSI’s advanced
CMOS EEPROM technology and provides a low power and
low voltage operation. The IS24CXX family features a write
protection feature, and is available in 8-pin DIP and 8-pin
SOIC packages.
The IS24C01 is a 1K-bit EEPROM; IS24C02 is a 2K-bit
EEPROM; IS24C04 is a 4K-bit EEPROM; IS24C08 is a 8K-
bit EEPROM; IS24C16 is a 16K-bit EEPROM.
The IS24C01 and IS24C02 are available in 8-pin MSOP
package. The IS24C01, IS24C02, IS24C04, and IS24C08
are available in 8-Pin TSSOP package.
Automotive data is preliminary.
Copyright © 2002 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774
Rev. D
06/25/02
1
1 page  
www.DataSheet4U.com
IS24C01 IS24C02 IS24C04 IS24C08 IS24C16
ISSI ®
PAGE WRITE
The IS24CXX is capable of page-WRITE (8-byte for 24C01/
02 and 16-byte for 24C04/08/16) operation. A page-WRITE
is initiated in the same manner as a byte write, but instead
of terminating the internal write cycle after the first data word
is transferred, the master device can transmit up to N more
bytes (N=7 for 24C01/02 and N=15 for 24C04/08/16). After
the receipt of each data word, the IS24CXX responds
immediately with an ACKnowledge on SDA line, and the
three lower (24C01/24C02) or four lower (24C04/24C08/
24C16) order data word address bits are internally
incremented by one, while the higher order bits of the data
word address remain constant. If the master device should
transmit more than N+1 (N=7 for 24C01/02 and N=15 for
24C04/08/16) words, prior to issuing the STOP condition,
the address counter will “roll over,” and the previously
written data will be overwritten. Once all N+1 (N=7 for
24C01/02 and N=15 for 24C04/08/16) bytes are received
and the STOP condition has been sent by the Master, the
internal programming cycle begins. At this point, all received
data is written to the IS24CXX in a single write cycle. All
inputs are disabled until completion of the internal WRITE
cycle.
ACKNOWLEDGE POLLING
The disabling of the inputs can be used to take advantage
of the typical write cycle time. Once the stop condition is
issued to indicate the end of the host's write operation, the
IS24CXX initiates the internal write cycle. ACK polling can
be initiated immediately. This involves issuing the start
condition followed by the slave address for a write operation.
If the IS24CXX is still busy with the write operation, no ACK
will be returned. If the IS24CXX has completed the write
operation, an ACK will be returned and the host can then
proceed with the next read or write operation.
READ OPERATION
READ operations are initiated in the same manner as
WRITE operations, except that the read/write bit of the
slave address is set to “1”. There are three READ operation
options: current address read, random address read and
sequential read.
CURRENT ADDRESS READ
The IS24CXX contains an internal address counter which
maintains the address of the last byte accessed, incremented
by one. For example, if the previous operation is either a
read or write operation addressed to the address location n,
the internal address counter would increment to address
location n+1. When the IS24CXX receives the Device
Addressing Byte with a READ operation (read/write bit set
to “1”), it will respond an ACKnowledge and transmit the 8-
bit data word stored at address location n+1. The master will
not acknowledge the transfer but does generate a STOP
condition and the IS24CXX discontinues transmission. If
'n' is the last byte of the memory, then the data from location
'0' will be transmitted. (Refer to Current Address Read
Diagram.)
RANDOM ADDRESS READ
Selective READ operations allow the Master device to
select at random any memory location for a READ operation.
The Master device first performs a 'dummy' write operation
by sending the START condition, slave address and word
address of the location it wishes to read. After the IS24CXX
acknowledge the word address, the Master device resends
the START condition and the slave address, this time with
the R/W bit set to one. The IS24CXX then responds with its
acknowledge and sends the data requested. The master
device does not send an acknowledge but will generate a
STOP condition. (Refer to Random Address Read Diagram.)
SEQUENTIAL READ
Sequential Reads can be initiated as either a Current
Address Read or Random Address Read. After the IS24CXX
sends initial byte sequence, the master device now responds
with an ACKnowledge indicating it requires additional data
from the IS24CXX. The IS24CXX continues to output data
for each ACKnowledge received. The master device
terminates the sequential READ operation by pulling SDA
HIGH (no ACKnowledge) indicating the last data word to be
read, followed by a STOP condition.
The data output is sequential, with the data from
address n followed by the data from address n+1, ... etc.
The address counter increments by one automatically,
allowing the entire memory contents to be serially read
during sequential read operation. When the memory address
boundary (127 for IS24C01; 255 for IS24C02; 511 for
IS24C04; 1023 for IS24C08; 2047 for IS24C16) is reached,
the address counter “rolls over” to address 0, and the
IS24CXX continues to output data for each ACKnowledge
received. (Refer to Sequential Read Operation Starting with
a Random Address READ Diagram.)
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774
Rev. D
06/25/02
5
5 Page 
www.DataSheet4U.com
IS24C01 IS24C02 IS24C04 IS24C08 IS24C16
DC ELECTRICAL CHARACTERISTICS
Symbol Parameter
Test Conditions
VOL1
Output LOW Voltage
VCC = 1.8V, IOL = 0.15 mA
VOL2
Output LOW Voltage
VCC = 2.5V, IOL = 1.0 mA
VIH Input HIGH Voltage
VIL Input LOW Voltage
ILI Input Leakage Current
VIN = VCC max.
ILO Output Leakage Current
Notes: VIL min and VIH max are reference only and are not tested.
ISSI ®
Min.
Max.
— 0.2
— 0.4
VCC X 0.7 VCC + 0.5
–1.0 VCC X 0.3
—3
—3
Unit
V
V
V
V
µA
µA
POWER SUPPLY CHARACTERISTICS
Symbol Parameter
ICC1 Vcc Operating Current
ICC2 Vcc Operating Current
ISB1 Standby Current
ISB2 Standby Current
Test Conditions
READ at 100 KHz (Vcc = 5V)
WRITE at 100 KHz (Vcc = 5V)
Vcc = 1.8V
Vcc = 5.5V
Min.
—
—
—
—
Max.
1.0
3.0
4.0
8.0
Unit
mA
mA
µA
µA
CAPACITANCE(1,2)
Symbol Parameter
Conditions
Max.
CIN Input Capacitance
VIN = 0V
6
COUT
Output Capacitance
VOUT = 0V
8
Notes:
1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: TA = 25°C, f = 1 MHz, Vcc = 5.0V.
Unit
pF
pF
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774
Rev. D
06/25/02
11
11 Page | ||
| Páginas | Total 16 Páginas | |
| PDF Descargar | [ Datasheet 24C16.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 24C1024 | 2-wire Serial EEPROM 1M |  ATMELCorporation |
| 24C128 | 2-Wire Serial EEPROMs | ATMELCorporation |
| 24C128 | 131072-bit 2-WIRE SERIAL CMOS EEPROM |  ETC |
| 24C128 | 2-WIRE SERIAL CMOS EEPROM | ISSI |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |