|
|
PDF TAA2008 Data sheet ( Hoja de datos )
| Número de pieza | TAA2008 | |
| Descripción | DIGITAL AUDIO AMPLIFIER USING DIGITAL POWER PROCESSING | |
| Fabricantes | Tripath Technology | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de TAA2008 (archivo pdf) en la parte inferior de esta página. Total 18 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
Tripath Technology, Inc. - Technical Information
TA A 2 0 0 8
STEREO 9W (8Ω) CLASS-T™ DIGITAL AUDIO AMPLIFIER USING
DIGITAL POWER PROCESSING™ TECHNOLOGY
TECHNICAL INFORMATION
Revision 1.0 – May 2006
GENERAL DESCRIPTION
The TAA2008 is a 9W/ch continuous average two-channel Class-T Digital Audio Power Amplifier IC
using Tripath’s proprietary Digital Power Processing™ technology. The TAA2008, in a QFN package,
along with extremely high efficiency, allows for a very compact amplifier design. Class-T amplifiers
offer both the audio fidelity of Class-AB and the power efficiency of Class-D amplifiers.
APPLICATIONS
FEATURES
LCD TV’s
LCD Monitors
Plasma TV’s
Computer/PC Multimedia
Battery Powered Systems
BENEFITS
Fully integrated solution with FETs
Compact packaging and board design
Reduced system cost with no heat sink
Dramatically improves efficiency versus Class-
AB
Signal fidelity equal to high quality linear
amplifiers
High dynamic range compatible with digital
media such as CD, DVD, and Internet audio
Capable of driving a wide range of load
impedances
TYPICAL PERFORMANCE
THD+N versus Output Power
10
VDD = 12V
5
f = 1kHz
ABVW=
12V/V
= 22Hz
-
20kHz(AES17)
Class-T architecture
Single Supply Operation
“Audiophile” Quality Sound
0.025% THD+N @ 5W, 8Ω
0.1% IHF-IM @ 1W, 8Ω
6.3W @ 8Ω, 0.1% THD+N
3.5W @ 16Ω, 0.1% THD+N
High Power
14.25W @ 6Ω, 10% THD+N
9W @ 8Ω, 10% THD+N
5W @ 16Ω, 10% THD+N
Extremely High Efficiency
89% @ 5W, 16Ω
86% @ 9W, 8Ω
Dynamic Range = 98.5 dB
Mute and Sleep modes
Improved turn-on & turn-off pop
suppression
Over-current protection with automatic
restart circuit
Over-temperature protection
Space saving 32-pin 8mm x 8mm x 1mm
QFN package with exposed pad
2
RL =16Ω
RL =8Ω
RL =6Ω RL =4Ω
1
OAOUT2 1
24 AGND1
0.5
INV2 2
23 V5D
BIASCAP 3
22 DCAP1
0.2
AGND3
SLEEP
4
5
21 DCAP2
20 5VGEN
0.1
FAULT
PGND2
6
7
19 CPUMP
18 PGND1
0.05
DGND 8
17 VDDA
0.02
0.01
1
1
2 3 4 5 6 7 8 9 10
Output Power (W)
20
TAA2008 –KLi/1.0/05.06
1 page  
www.DataSheet4U.com
APPLICATION / TEST CIRCUIT
Tripath Technology, Inc. - Technical Information
CI
2.2uF
+
OA OUT1
RF
20KΩ
RI
20K Ω
INV 1
29
30
CA
0.1uF
(Pin 4)
BIA SCA P 3
5V
MUTE 31
5V
CI
2.2uF
+
OA OUT2
RF
20KΩ
INV 2
1
2
RI
20KΩ
25 REF
(Pin 24)
RREF
8.25KΩ , 1%
22 DCA P1
+12V
1MΩ
CD
0.1uF
N.C.
0.1uF
CS
0.1uF
To Pin 20
CS
0.1uF
21 DCA P2
5 SLEEP
23
V 5D
24 A GND1
28
V5A
27 A GND2
4 A GND3
9
NC
16 NC
32
NC
T AA2008
Proces s ing
&
Mo d u l a ti o n
Proces s ing
&
Mo d u la ti o n
5V
V DD1
15
V DD1
Lo
OUTP1
10uH, 2A
DO **
PGND1
V DD1
13
(Pin 18)
(Pin 18)
V DD1
OUTM1
Lo
10uH, 2A
DO **
Co
0.22uF
Co
0.22uF
CZ
0.22uF
RZ
10Ω, 1/4W
CDO
0.01uF
PGND1 (Pin 18)
6 FA ULT (c onnec t to MUTE f or auto res tart)
26 OV ERLOA DB
V DD2
10
V DD2
Lo
OUTP2
10uH, 2A
DO **
(Pin 7)
PGND2
(Pin 7)
V DD2
V DD2
12 OUTM2
Lo
10uH, 2A
DO **
Co
0.22uF
CZ
0.22uF
Co
0.22uF
RZ
10Ω , 1/4W
CDO
0.01uF
PGND2 (Pin 7)
CPUMP 19
V DDA 17
DGND 8
5V GEN 20
+ CP
1uF
CS
0.1uF
CS
0.1uF
To Pins 23,28
V DD1 14
PGND1 18
C SW
0.1uF
+ CSW **
100uF, 16V
V DD (+12V )
V DD2 11
PGND2 7
C SW
0.1uF
RL
8Ω or 16Ω
RL
8Ω or 16 Ω
Note: A nalog and Digital/Pow er Grounds mus t
be c onnec ted loc ally at the TA A 2008
A nalogGround
Digital/Pow er Ground
** For V DD v oltages abov e 13.2V , output diodes (DO ) s hould be us ed
and the v alue of CSW s hould be inc reas ed to 220uF. A ll Diodes are
Motorola MBRS130T3 or equiv alent.
5 TAA2008 –KLi/1.0/05.06
5 Page 
www.DataSheet4U.com
Tripath Technology, Inc. - Technical Information
The ideal gain of the TAA2008 is 12V/V, whereas typical values are: AV = 11.7V/V for 8Ω.
The low frequency roll-off characteristic is dictated by the choice of CI and RI.
The –3dB frequency is:
f
−
3dB
=
2Π
1
CI
RI
The figure below shows the roll-off characteristic for different values of CI, assuming an RI value
of 20kΩ. As can be seen, the larger the value of CI, the lower the –3dB cutoff point. On the EB-
TAA2008, a value of 2.2µF is used for CI which creates a nearly flat response down to 20Hz. In
many cases, a lower value of CI can be used because the speakers used in LCD TV’s or similar
applications do not have the ability to reproduce low frequency signals.
Frequency Response
+1
+0
-1
d -2
B
r
-3
C I = 2.2uF
CI = 1.0uF
C I = 0.47uF
CI = 0.22uF
-4
Mute Pin
-5
-6
20
50 100 200
500
Hz
1k
2k
VDD = 12V
P O = 1W
RL = 8Ω
5k 10k 20k
The mute pin must be driven to a logic low or logic high state for proper operation. To enable the
amplifier, connect the mute pin to a logic low. To enable the mute function, connect the mute pin to a
logic high signal. Please note that the mute pin is a 5V CMOS input pin and the mute signal should
be de-bounced to eliminate a possibility of falsely muting.
When in mute, the internal processor bias voltages are still active in the TAA2008. This minimizes
any turn on pop caused by charging the input coupling capacitor. It is recommended that the mute is
held high during power up or power down to eliminate audible transients.
If turn-on and/or turn-off noise is still present with a TAA2008 amplifier, the cause may be other
circuitry external to the TAA2008 such as an audio processor or preamp. Multiple audio processors
used in LCD TV’s create audible pops as their power supply collapses. If the TAA2008 is still active
(mute pin is low), then these audible pops will be amplified and output to the speakers. To eliminate
this problem, simply activate the mute before the power supply collapses. The delay going into mute
is approximately 1us, as compared to several hundred milliseconds on the previous Tripath IC’s such
as TA2024B.
Sleep Pin
The SLEEP pin is a 5V logic input that when pulled high (>3.5V) puts the part into a low quiescent
current mode. This pin is internally clamped by a zener diode to approximately 6V thus allowing
the pin to be pulled up through a large valued resistor (1MΩ recommended) to VDD. To disable
SLEEP mode, the sleep pin should be grounded.
Protection Circuits
The TAA2008 is guarded against over-temperature and over-current conditions. When the
device goes into an over-temperature or over-current state, the FAULT pin goes to a logic HIGH
state indicating a fault condition. When this occurs, the amplifier is muted, all outputs are TRI-
11 TAA2008 –KLi/1.0/05.06
11 Page | ||
| Páginas | Total 18 Páginas | |
| PDF Descargar | [ Datasheet TAA2008.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| TAA2008 | DIGITAL AUDIO AMPLIFIER USING DIGITAL POWER PROCESSING | Tripath Technology |
| TAA2009 | DIGITAL AUDIO AMPLIFIER USING DIGITAL POWER PROCESSING | Tripath Technology |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |