DataSheet.es    


PDF ICS421004I-01 Data sheet ( Hoja de datos )

Número de pieza ICS421004I-01
Descripción CRYSTAL-TO-HSTL FREQUENCY SYNTHESIZER
Fabricantes ICS 
Logotipo ICS Logotipo



Hay una vista previa y un enlace de descarga de ICS421004I-01 (archivo pdf) en la parte inferior de esta página.


Total 13 Páginas

No Preview Available ! ICS421004I-01 Hoja de datos, Descripción, Manual

www.DataSheet4U.com
Integrated
Circuit
Systems, Inc.
PRELIMINARY
ICS8421004I-01
FEMTOCLOCKS™CRYSTAL-TO-
HSTL FREQUENCY SYNTHESIZER
GENERAL DESCRIPTION
The ICS8421004I-01 is a 4 output HSTL
ICS Synthesizer optimized to generate Ethernet
HiPerClockS™ reference clock frequencies and is a member of
the HiPerClocksTM family of high performance
clock solutions from ICS. Using a 25MHz 18pF
parallel resonant crystal, the following frequencies can be
generated based on the 2 frequency select pins (F_SEL[1:0]):
156.25MHz, 125MHz and 62.5MHz. The ICS8421004I-01
uses ICS’ 3rd generation low phase noise VCO technology
and can achieve 1ps or lower typical rms phase jitter, easily
meeting Ethernet jitter requirements. The ICS8421004I-01 is
packaged in a small 24-pin TSSOP package.
FEATURES
• Four HSTL outputs (VOHmax = 1.4V)
• Selectable crystal oscillator interface or
LVCMOS/LVTTL single-ended input
• Supports the following output frequencies: 156.25MHz,
125MHz, 62.5MHz
• VCO range: 560MHz - 680MHz
• RMS phase jitter @ 156.25MHz, using a 25MHz crystal
(1.875MHz - 20MHz): 0.44ps (typical)
• Power supply modes:
Core/Output
3.3V/1.8V
2.5V/1.8V
• -40°C to 85°C ambient operating temperature
FREQUENCY SELECT FUNCTION TABLE
F_SEL1
0
0
1
1
F_SEL0
0
1
0
1
M Divider
Value
25
25
25
25
N Divider
M/N
Value Divider Value
4 6.25
55
10 2.5
not used
Output
Frequency
(25MHz Ref.)
156.25
125
62.5
not used
BLOCK DIAGRAM
F_SEL[1:0] Pulldown
nPLL_SEL Pulldown
TEST_CLK Pulldown
25MHz
XTAL_IN
OSC
XTAL_OUT
nXTAL_SEL Pulldown
1
0
2
Phase
Detector
F_SEL[1:0]
0 0 ÷4
1 0 1 ÷5
1 0 ÷10
VCO
1 1 Not Used
0
M = 25 (fixed)
MR Pulldown
PIN ASSIGNMENT
nQ1
Q1
VDDO
Q0
nQ0
MR
nPLL_SEL
nc
VDDA
F_SEL0
VDD
F_SEL1
1
2
3
4
5
6
7
8
9
10
11
12
24 nQ2
23 Q2
2 2 VDDO
21 Q3
20 nQ3
19 GND
18 VDD
17 nXTAL_SEL
16 TEST_CLK
15 GND
14 XTAL_IN
13 XTAL_OUT
ICS8421004I-01
24-Lead TSSOP
4.40mm x 7.8mm x 0.92mm
package body
G Package
Q0 Top View
nQ0
Q1
nQ1
Q2
nQ2
Q3
nQ3
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial
product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.
8421004AGI-01
www.icst.com/products/hiperclocks.html
REV. A MACH 29, 2005
1

1 page




ICS421004I-01 pdf
Integrated
Circuit
Systems, Inc.
PRELIMINARY
ICS8421004I-01
FEMTOCLOCKS™CRYSTAL-TO-
HSTL FREQUENCY SYNTHESIZER
TABLE 5A. AC CHARACTERISTICS, DD = VDDA = 3.3V±5%,VDDO = 1.8V±0.2V, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
F_SEL[1:0] = 00
140
170 MHz
fOUT Output Frequency
F_SEL[1:0] = 01
F_SEL[1:0] = 10
112
56
136 MHz
68 MHz
tsk(o) Output Skew; NOTE 1, 3
TBD
ps
tjit(Ø)
RMS Phase Jitter (Random);
NOTE 2
156.25MHz, (1.875MHz - 20MHz)
125MHz, (1.875MHz - 20MHz)
62.5MHz,(1.875MHz - 20MHz)
0.44
0.48
0.49
ps
ps
ps
tR / tF
odc
Output Rise/Fall Time
Output Duty Cycle
20% to 80%
450
50
NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.
Measured at VDDO/2.
NOTE 2: Please refer to the Phase Noise Plot.
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
ps
%
TABLE 5B.
AC
CHARACTERISTICS,
V
DD
=
V
DDA
=
2.5V±5%,
V
DDO
= 1.8V±0.2V, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
F_SEL[1:0] = 00
140
170 MHz
fOUT Output Frequency
F_SEL[1:0] = 01
F_SEL[1:0] = 10
112
56
136 MHz
68 MHz
tsk(o) Output Skew; NOTE 1, 3
TBD
ps
tjit(Ø)
RMS Phase Jitter (Random);
NOTE 2
156.25MHz, (1.875MHz - 20MHz)
125MHz, (1.875MHz - 20MHz)
62.5MHz,(1.875MHz - 20MHz)
0.41
0.49
0.50
ps
ps
ps
tR / tF
odc
Output Rise/Fall Time
Output Duty Cycle
20% to 80%
420
50
NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.
Measured at VDDO/2.
NOTE 2 Please refer to the Phase Noise Plot.
NOTE 3 This parameter is defined in accordance with JEDEC Standard 65.
ps
%
8421004AGI-01
www.icst.com/products/hiperclocks.html
5
REV. A MACH 29, 2005

5 Page





ICS421004I-01 arduino
Integrated
Circuit
Systems, Inc.
PRELIMINARY
ICS8421004I-01
FEMTOCLOCKS™CRYSTAL-TO-
HSTL FREQUENCY SYNTHESIZER
RELIABILITY INFORMATION
TABLE 7. θJAVS. AIR FLOW TABLE FOR 24 LEAD TSSOP
θJA by Velocity (Meters per Second)
Multi-Layer PCB, JEDEC Standard Test Boards
0
70°C/W
1
65°C/W
TRANSISTOR COUNT
The transistor count for ICS8421004I-01 is: 2951
2.5
62°C/W
8421004AGI-01
www.icst.com/products/hiperclocks.html
11
REV. A MACH 29, 2005

11 Page







PáginasTotal 13 Páginas
PDF Descargar[ Datasheet ICS421004I-01.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
ICS421004I-01CRYSTAL-TO-HSTL FREQUENCY SYNTHESIZERICS
ICS

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar