|
|
PDF ICSSSTUAF32869A Data sheet ( Hoja de datos )
| Número de pieza | ICSSSTUAF32869A | |
| Descripción | 14-BIT CONFIGURABLE REGISTERED BUFFER | |
| Fabricantes | IDT | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ICSSSTUAF32869A (archivo pdf) en la parte inferior de esta página. Total 21 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
DATASHEET
14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32869A
Description
The ICSSSTUAF32869A is 14-bit 1:2 registered buffer with
parity, designed for 1.7 V to 1.9 V VDD operation.
All clock and data inputs are compatible with the JEDEC
standard for SSTL_18. The control inputs are LVCMOS. All
outputs are 1.8V CMOS drivers optimized to drive the
DDR2 DIMM load. They provide 50% more dynamic driver
strength than the standard SSTU32864 outputs.
The ICSSSTUAF32869A operates from a differential clock
(CLK and CLK). Data are registered at the crossing of CLK
going high, and CLK going low.
The device supports low-power standby operation. When
the reset input (RESET) is low, the differential input
receivers are disabled, and undriven (floating) data, clock
and reference voltage (VREF) inputs are allowed. In
addition, when RESET is low all registers are reset, and all
outputs except PTYERR are forced low. The LVCMOS
RESET input must always be held at a valid logic high or
low level.
To ensure defined outputs from the register before a stable
clock has been supplied, RESET must be held in the low
state during power up.
In the DDR2 RDIMM application, RESET is specified to be
completely asynchronous with respect to CLK and CLK.
Therefore, no timing relationship can be guaranteed
between the two. When entering reset, the register will be
cleared and the outputs will be driven low quickly, relative to
the time to disable the differential input receivers. However,
when coming out of reset, the register will become active
quickly, relative to the time to enable the differential input
receivers. ICSSSTUAF32869A must ensure that the
outputs remain low as long as the data inputs are low, the
clock is stable during the time from the low-to-high
transition of RESET and the input receivers are fully
enabled. This will ensures that there are no glitches on the
output.
The device monitors both DCS and CSR inputs and will
gate the Qn, PPO (Paritial-Parity-Out) and PTYERR (Parity
Error) Parity outputs from changing states when both DCS
and CSR are high. If either DCS and CSR input is low, the
Qn, PPO and PTYERR outputs will function normally. The
RESET input has priority over the DCS and CSR controls
and will force the Qn and PPO outputs low and the
PTYERR high.
The ICSSSTUAF32869A includes a parity checking
function. The ICSSSTUAF32869A accepts a parity bit from
the memory controller at its input pin PARIN one or two
cycles after the corresponding data input, compares it with
the data received on the D-inputs and indicates on its
opendrain PTYERR pin (active low) whether a parity error
has occurred. The number of cycles depends on the setting
of C1.
When used as a single device, the C1 input is tied low.
When used in pairs, the C1 inputs is tied low for the first
register (front) and the C1 input is tied high for the second
register. When used as a single register, the PPO and
PTYERR signals are produced two clock cycles after the
corresponding data input. When used in pairs, the PTYERR
signals of the first register are left floating. The PPO outputs
of the first register are cascaded to the PARIN signas on the
second register (back). The PPO and PTYERR signals of
the second register are produced three clock cycles after
the corresponding data input. Parity implimentation and
device wiring for single and dual die is described in the
diagram below.
If an error occurs, and the PTYERR is driven low, it stays
low for two clock cycles or until RESET is driven low. The
DIMM-dependent signals (DCKE, DCS, CSR and DODT)
are not included in the parity check computations.
All registers used on an individual DIMM must be of the
same configuration, i.e single or dual die.
Features
• 14-bit 1:2 registered buffer with parity check functionality
• Supports SSTL_18 JEDEC specification on data inputs
and outputs
• 50% more dynamic driver strength than standard
SSTU32864
• Supports LVCMOS switching levels on C1 and RESET
inputs
• Low voltage operation: VDD = 1.7V to 1.9V
• Available in 150 BGA package
Applications
• DDR2 Memory Modules
• Provides complete DDR DIMM solution with
ICS98ULPA877A or IDTCSPUA877A
• Ideal for DDR2 400, 533, and 667
14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
1
ICSSSTUAF32869A
7095/13
1 page  
ICSSSTUAF32869A
14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
150 Ball CTBGA Package Attributes
Top
Marking
1 2 3 4 5 6 7 8 9 10 11
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
TOP VIEW
COMMERCIAL TEMPERATURE GRADE
11 10 9 8 7 6 5 4 3 2 1
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
BOTTOM VIEW
SIDE VIEW
14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
5
ICSSSTUAF32869A
7095/13
5 Page 
ICSSSTUAF32869A
14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
COMMERCIAL TEMPERATURE GRADE
DC Electrical Characteristics Over Operating Range
Following Conditions Apply Unless Otherwise Specified:
Operating Condition: TA = 0°C to +70°C, VDDQ/VDD = 1.8V ± 0.1V.
Symbol Parameter
Test Conditions
VIK II = -18mA
VDDQ = 1.7V, IOH = -100μA
VOH
VDDQ = 1.7V, IOH = -12mA
VDDQ = 1.7V, IOL = 100μA
VOL
VDDQ = 1.7V, IOL = 12mA
VERROL
PTYERR Output
Low Voltage
IERROL = 25mA; VDD = 1.7V
IIL All Inputs
VI = VDD or GND
Static Standby
IO = 0, VDD = 1.9V, RESET = GND
IO = 0, VDD = 1.9V, RESET = VDD, VI =
VIH(AC) or VIL(AC), CLK = CLK = VIH(AC)
IDD or VIL(AC)
Static Operating
IO = 0, VDD = 1.9V, RESET = VDD, VI =
VIH(AC) or VIL(AC), CLK = VIH(AC), CLK =
VIL(AC)
Dynamic
Operating (clock
only)
IO = 0, VDD = 1.8V, RESET = VDD, VI =
VIH(AC) or VIL(AC), CLK and CLK
switching 50% duty cycle
IDDD
Dynamic
Operating (per
each data input)
IO = 0, VDD = 1.8V, RESET = VDD, VI =
VIH(AC) or VIL(AC), CLK and CLK
switching 50% duty cycle. One data
input switching at half clock frequency,
50% duty cycle.
Dn, PARIN, DSCn VI = VREF ± 250mV
inputs
CIN CLK and CLK
inputs
VICR = 0.9V, VIPP = 600mV
RESET
VI = VDD or GND
Min.
VDDQ-0.2
1.2
-5
2
3.5
Typ.
120
247
52
5
Max.
-1.2
0.2
0.5
0.5
+5
200
10
3
4.5
Units
V
V
V
V
μA
μA
mA
μA/Clock
MHz
μA/Clock
MHz/
Data
pF
14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
11
ICSSSTUAF32869A
7095/13
11 Page | ||
| Páginas | Total 21 Páginas | |
| PDF Descargar | [ Datasheet ICSSSTUAF32869A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ICSSSTUAF32869A | 14-BIT CONFIGURABLE REGISTERED BUFFER | IDT |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |