|
|
PDF CG5982AF Data sheet ( Hoja de datos )
| Número de pieza | CG5982AF | |
| Descripción | 2K x 8 Automotive Dual-port Static RAM | |
| Fabricantes | Cypress Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CG5982AF (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
|
No Preview Available !
CG5982AF 2K x 8 Automotive Dual-port Static RAM
www.DataSheet4U.com
CG5982AF
2K x 8 Automotive Dual-port Static RAM
Features
• True dual-ported memory cells that allow simultaneous
reads of the same memory location
• Automotive temperature operation: –40°C to +115°C
• 2K x 8 organization
• High-speed access: 55 ns
• Low operating power: ICC = 120 mA (max.)
• Fully asynchronous operation
• Automatic power-down
• Master CG5982AF easily expands data bus width to 16
or more bits using slave
• BUSY output flag
• INT flag for port-to-port communication
Functional Description
The CG5982AF are high-speed CMOS 2K x 8 dual-port static
RAMs. Two ports are provided to permit independent access
to any location in memory. The CG5982AF can be utilized as
either a standalone 8-bit dual-port static RAM or as a MASTER
dual-port RAM in conjunction with the CG5982AF SLAVE
dual-port device in systems requiring 16-bit or greater word
widths. It is the solution to applications requiring shared or
buffered data such as cache memory for DSP, bit-slice, or
multiprocessor designs.
Each port has independent control pins; chip enable (CE),
write enable (R/W), and output enable (OE). BUSY flags are
provided on each port. In addition, an interrupt flag (INT) is
provided on each port of the 52-pin PLCC version. BUSY
signals that the port is trying to access the same location
currently being accessed by the other port. On the PLCC
version, INT is an interrupt flag indicating that data has been
placed in a unique location (7FF for the left port and 7FE for
the right port).
An automatic power-down feature is controlled independently
on each port by the chip enable (CE) pins.
The CG5982AF is available in a 52-pin PLCC package.
Logic Block Diagram
R/WL
CEL
OEL
R/WR
CER
OER
I/O7L
I/O0L
•••
BUSYL[1]
A0L
A10L •••
I/O
Control
I/O
Control
Address
Decoder
Memory
Array
Address
Decoder
•••
I/O7R
I/O0R
[1]
BUSYR
••• A10R
A0R
[2]
INTL
CEL
OEL
R/WL
Arbitration Logic
and
Interrupt Logic
CER
OER
R/WR
[2]
INTR
Notes:
1. CG5982AF (Master): BUSY is open-drain output and requires pull-up resistor.
2. Open drain outputs; pull-up resistor required.
Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600
Document #: 38-06067 Rev. *C
Revised September 6, 2005
[+] Feedback
1 page  
CG5982AF
Switching Waveforms
Read Cycle No. 1 (Either Port-Address Access)[16, 17]
ADDRESS
DATA OUT
tOHA
PREVIOUS DATA VALID
tAA
tRC
DATA VALID
Read Cycle No. 2 (Either Port-CE/OE)[16, 18]
CE
OE tACE
tLZCE
tLZOE
DATA OUT
tPU
ICC
ISB
Read Cycle No. 3 (Read with BUSY Master)
tDOE
ADDRESSR
R/WR
tRC
ADDRESS MATCH
tPWE
tHZOE
DATA VALID
DINR
ADDRESSL
BUSYL
DOUTL
tPS
tBLA
Notes:
16. R/W is HIGH for read cycle.
17. Device is continuously selected, CE = VIL and OE = VIL.
18. Address valid prior to or coincident with CE transition LOW.
VALID
ADDRESS MATCH
tBHA
tWDD
tDDD
tHZCE
tPD
tBDD
VALID
Document #: 38-06067 Rev. *C
Page 5 of 12
[+] Feedback
5 Page 
Package Diagrams
52-lead Plastic Leaded Chip Carrier J69
CG5982AF
51-85004-*A
All product and company names mentioned in this document are the trademarks of their respective holders.
Document #: 38-06067 Rev. *C
Page 11 of 12
© Cypress Semiconductor Corporation, 2005. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use
of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be
used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its
products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress
products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
[+] Feedback
11 Page | ||
| Páginas | Total 12 Páginas | |
| PDF Descargar | [ Datasheet CG5982AF.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CG5982AF | 2K x 8 Automotive Dual-port Static RAM | Cypress Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |