DataSheet.es    


PDF DS4212 Data sheet ( Hoja de datos )

Número de pieza DS4212
Descripción (DS4106 - DS4425) Clock Oscillators
Fabricantes Maxim Integrated Products 
Logotipo Maxim Integrated Products Logotipo



Hay una vista previa y un enlace de descarga de DS4212 (archivo pdf) en la parte inferior de esta página.


Total 7 Páginas

No Preview Available ! DS4212 Hoja de datos, Descripción, Manual

www.DataSheet4U.com
Rev 0; 7/07
106.25MHz/212.5MHz/425MHz
Clock Oscillators
General Description
The DS4106, DS4212, and DS4425 ceramic surface-
mount crystal oscillators are part of Maxim’s DS4-XO
series crystal oscillators family. These devices offer out-
put frequencies at 106.25MHz, 212.5MHz, and 425MHz.
The clock oscillators are suited for systems with tight tol-
erances because of the jitter, phase noise, and stability
performance. The small package provides a format
made for applications where PCB space is critical.
These clock oscillators are crystal based and use a fun-
damental crystal with PLL technology to provide the
final output frequencies. Each device is offered with
LVDS or LVPECL output types. The output enable pin is
active-high logic.
These clock oscillators have very low phase jitter and
phase noise. Typical phase jitter is < 0.9psRMS from
12kHz to 20MHz. The devices are designed to operate
with a 3.3V ±5% supply voltage, and are available in a
5.0mm x 3.2mm x 1.49mm, 10-pin LCCC surface-mount
ceramic package.
Applications
Fibre Channel Hard Disk Drives
Host Bus Adapters
Raid Controllers
Fibre Channel Switches
Pin Configuration and Selector Guide appear at end of
data sheet.
Features
Clock Output Frequencies:
DS4106: 106.25MHz
DS4212: 212.50MHz
DS4425: 425.00MHz
Phase Jitter (RMS): 0.9ps Typical
LVPECL or LVDS Output
Supply Current:
50mA (Typical, Unloaded) at +3.3V Supply
(LVPECL)
53mA (Typical) at +3.3V Supply (LVDS)
-40°C to +85°C Temperature Range
Output Disable
Ordering Information
PART
TEMP RANGE
PIN-PACKAGE
DS4106AN+
-40°C to +85°C
10 LCCC
DS4106BN+
-40°C to +85°C
10 LCCC
DS4212AN+
-40°C to +85°C
10 LCCC
DS4212BN+
-40°C to +85°C
10 LCCC
DS4425AN+
-40°C to +85°C
10 LCCC
DS4425BN+
-40°C to +85°C
10 LCCC
+Denotes a lead-free package. The lead finish is JESD97
category e4 (Au over Ni) and is compatible with both lead-based
and lead-free soldering processes.
Typical Operating Circuits
VCC
VCC
OE OUTP
DS4106/
DS4212/
DS4425
OUTN
GND
50Ω
VCC - 2V
50Ω
100Ω
LVPECL OPTION
VCC
LVPECL
VCC
VCC
OE OUTP
VCC
DS4106/
DS4212/
DS4425
OUTN
GND
100Ω
LVDS OPTION
LVDS
________________________________________________________________ Maxim Integrated Products 1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.

1 page




DS4212 pdf
PIN
1
2, 7–10
3
4
5
6
106.25MHz/212.5MHz/425MHz
Clock Oscillators
NAME
OE
N.C.
GND
OUTP
OUTN
VCC
EP
Pin Description
FUNCTION
Output Enable. On-chip pullup resistor. Connect OE to logic-high, VCC, or leave open to enable the
output clock. Connect OE to logic-low or GND to disable the output clock. The LVPECL output
clock is set to high impedance when disabled. The LVDS output clock is latched to a differential
high when disabled.
No Connection
Ground
Positive Clock Output, LVPECL or LVDS
Negative Clock Output, LVPECL or LVDS
+3.3V Supply
Exposed Paddle. The exposed pad must be used for thermal relief. This pad can be connected to
ground.
Detailed Description
The DS4106/DS4212/DS4425 combine a crystal and an
IC to form a precision clock. Figure 1 shows a function-
al diagram of the devices. The IC consists of a crystal
oscillator, a low-noise PLL, selectable clock-divider cir-
cuitry, and an output buffer. The PLL consists of a digi-
tal phase/frequency detector (PFD) and low-jitter
generation VCO. The VCO signal is scaled by a clock-
divider circuit and applied to the output buffer.
Output Drivers
All devices are available with either LVPECL
(DS4106A/DS4212A/DS4425A) or LVDS (DS4106B/
DS4212B/DS4425B) output buffers. When not needed,
the output buffers can be disabled. When disabled, the
LVPECL output buffer goes to a high-impedance state.
However, the LVDS outputs go to a differential logic
one (OUTP latched high and OUTN latched low) when
the outputs are disabled.
Additional Information
For more available frequencies, refer to the DS4125
data sheet at www.maxim-ic.com/DS4125.
OSCILLATOR
AMPLIFIER
PFD
DS4106/
DS4212/
DS4425
Figure 1. Functional Diagram
VCC
LOOP FILTER
VCO
COUNTER N
COUNTER M
OUTPUT
BUFFER
VCC
OUTP
OUTN
OE
GND
_______________________________________________________________________________________ 5

5 Page










PáginasTotal 7 Páginas
PDF Descargar[ Datasheet DS4212.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
DS4212(DS4106 - DS4425) Clock OscillatorsMaxim Integrated Products
Maxim Integrated Products

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar