|
|
PDF XRD64L42 Data sheet ( Hoja de datos )
| Número de pieza | XRD64L42 | |
| Descripción | Dual 10-Bit 40MSPS CMOS ADC | |
| Fabricantes | Exar Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de XRD64L42 (archivo pdf) en la parte inferior de esta página. Total 16 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
XRD64L42
Dual 10-Bit 40MSPS CMOS ADC
FEATURES
• 10-Bit Resolution
• Two Monolithic Complete 10-Bit ADCs
• 40 MSPS Conversion Rate
• On-Chip Track-and-Hold
• On-Chip Voltage Reference
• Low 5 pF Input Capacitance
• TTL/CMOS Outputs
• Tri-State Output Buffers
• Single +3.0V Power Supply Operation
• Low Power Dissipation: 200mW-typ @ 2.7V
• Power Down Mode Less Than 5mW
• 75dB Crosstalk (fin=1.0MHz)
• -40°C to +85°C Operation Temperature Range
GENERAL DESCRIPTION
The XRD64L42 is two 10-bit, monolithic, 40 MSPS
ADCs. Manufactured using a standard CMOS pro-
cess, the XRD64L42 offers low power, low cost and
excellent performance. The on-chip track-and-hold
amplifier(T/H) and voltage reference (VREF) eliminate
the need for external active components, requiring only
an external ADC conversion clock for the application.
The XRD64L42 analog input can be driven with ease
due to the high input impedance.
The design architecture uses 17 time- interleaved 10-
bit SAR ADCs in each converter to achieve high
conversion rate of 40 MSPS minimum. In order to
insure and maintain accurate 10-bit operation with
respect to time and temperature, XRD64L42 incorpo-
rates an auto-calibration circuit which continuously
adjusts and matches the offset and linearity of each
ADC. This auto-calibration circuit is transparent to the
APPLICATIONS
• Medical Ultrasound Imaging
• I & Q Modems
January 2001-1
BENEFITS
• Reduction of Components
• Reduction of System Cost
• High Performance @ Low Power Dissipation
• Long Term Time and Temperature Stability
user after the initial 3.4ms calibration (168,000 initial
clock cycles).
The power dissipation is only 200mW at 40 MSPS with
+2.7V power supply.
The digital output data is straight binary format, and
the tri-state disable function is provided for common
bus interface.
The XRD64L42 internal reference provides cost sav-
ings and simplifies the design/development. The out-
put voltage of the internal reference is set by two
external resistors. The internal reference can be dis-
abled if an external reference is used for a power
savings of 50mW.
ORDERING INFORMATION
Part Number
XRD64L42AIV
Package Type
64-Lead TQFP
Temperature Range
-40°C to +85°C
Rev. P2.10
EXAR Corporation, 48720 Kato Road, Fremont, CA 94538 • (510) 668-7000 • FAX (510) 668-7017
1 page  
PIN DESCRIPTION (CONT'D)
Pin #
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
Symbol
DGND
DA5
DA6
DA7
DA8
DA9
OTRA
VCMO
DGND
AGND
AVDD
AGND
AGND
VINB-
VINB+
AGND
VINA+
VINA-
AGND
AVDD
AVDD
AGND
AGND
Description
Digital Ground
Digital Output Bit 5 ADC A
Digital Output Bit 6 ADC A
Digital Output Bit 7 ADC A
Digital Output Bit 8 ADC A
Digital Output Bit 9 ADC A
Over Range Digital Output Bit ADC A
Differential Common Mode Voltage Output
Digital Ground
Analog Ground
Analog Supply Voltage
Analog Ground
Analog Ground
Analog Input B(-)
Analog Input B(+)
Analog Ground
Analog Input A(+)
Analog Input A(-)
Analog Ground
Analog Supply Voltage
Analog Supply Voltage
Analog Ground
Analog Ground
XRD64L42
Rev. P2.10
5
5 Page 
XRD64L42
Differential Inputs
The XRD64L42 can be used in either differential or
single-ended input mode. For single-ended inputs, see
the Single-Ended Inputs Section. Differential inputs
reduce system noise by removing noise components
common at both input pins. Figure 4. is a simplified
diagram that is used as a common test circuit with our
XRD64L42/64L44EVAL application board. This circuit
is used to evaluate the dynamic performance of the
XRD64L42 using differential inputs. Pin 15, DIFF
should be held high to select differential inputs.
Auto-Calibration
The XRD64L42 incorporates an auto-calibration circuit
which continuously adjusts and matches the offset and
linearity of each ADC. This auto-calibration circuit is
transparent to the user after the initial 3.4ms calibration
(168,000 initial clock cycles).
Note: To avoid auto-calibration after power down, do not
disable CKIN. CKIN can be slowed down signifi-
cantly to save power without losing calibration.
Input A
Input B
Transformer
22
22
50
Transformer
22
22
50
VINA(+)
VINA(-)
VCMO
VINB(+)
VINB(-)
Figure 5. Common Test Circuit for the
Differential Input Mode
SYNCO, Data Valid Delay and Latency
SYNCO is an output pin provided by the XRD64L42.
Valid data is available on the rising edge of SYNCO,
see Figure 6. The Latency for the XRD64L42 is 17
clock cycles.
CKIN
N
N+1 N+2
Valid Data
SYNCO
N-17
tden=20ns
N-16
N-15
tsynco=2ns (typical)
Figure 6. SYNCO, Data Valid Delay and Latency
for the XRD64L42
Rev. P2.10
11
11 Page | ||
| Páginas | Total 16 Páginas | |
| PDF Descargar | [ Datasheet XRD64L42.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| XRD64L42 | Dual 10-Bit 40MSPS CMOS ADC | Exar Corporation |
| XRD64L43 | Dual 10-Bit 40MSPS CMOS ADC | Exar Corporation |
| XRD64L44 | Dual 10-Bit 50MSPS CMOS ADC | Exar Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |