DataSheet.es    


PDF XR16M2651 Data sheet ( Hoja de datos )

Número de pieza XR16M2651
Descripción HIGH PERFORMANCE DUART
Fabricantes Exar Corporation 
Logotipo Exar Corporation Logotipo



Hay una vista previa y un enlace de descarga de XR16M2651 (archivo pdf) en la parte inferior de esta página.


Total 51 Páginas

No Preview Available ! XR16M2651 Hoja de datos, Descripción, Manual

www.DataSheet4U.com
XR16M2651
HIGH PERFORMANCE DUART WITH 32-BYTE FIFO AND POWERSAVE FEATURE
MAY 2007
REV. 1.0.2
GENERAL DESCRIPTION
The XR16M26511 (M2651) is a high performance
dual universal asynchronous receiver and transmitter
(UART) with 32 byte TX and RX FIFOs. The device
operates from 1.62 to 3.63 volts and is pin-to-pin and
software compatible to the XR16V2551 and
XR16L2551. The device includes 2 additional
capabilities over the XR16M2650: Intel and Motorola
data bus selection and a “PowerSave” mode to
minimize the sleep current. It supports Exar’s
enhanced features of selectable FIFO trigger level,
automatic hardware (RTS/CTS) and software flow
control, and a complete modem interface. An internal
loopback capability allows system diagnostics.
Independent programmable fractional baud rate
generators are provided in each channel to select
data rates up to 16 Mbps at 3.3 Volt with 4X sampling
clock. The M2651 is available in 48-pin TQFP and 32-
pin QFN packages.
NOTE: 1 Covered by U.S. Patent #5,649,122
APPLICATIONS
Portable Appliances
Telecommunication Network Routers
Ethernet Network Routers
Cellular Data Devices
Factory Automation and Process Controls
FEATURES
1.62 to 3.63 Volt Operation
Pin-to-pin and software compatible to Exar’s
XR16L2551, XR16V2551 and XR16M2551
Two independent UART channels
Register set is 16550 compatible
Data rate of up to 16 Mbps at 3.3 V
Data rate of up to 12.5 Mbps at 2.5 V
Data rate of up to 8 Mbps at 1.8V
Fractional Baud Rate Generator
Transmit and Receive FIFOs of 32 bytes
Selectable TX and RX FIFO Trigger Levels
Automatic Hardware (RTS/CTS) Flow Control
Automatic Software (Xon/Xoff) Flow Control
Wireless Infrared (IrDA 1.0) Encoder/Decoder
Automatic sleep mode with wake-up interrupt
Full modem interface
PowerSave Feature reduces sleep current to 15 µA
Device Identification and Revision
Crystal oscillator (up to 24MHz) or external clock
(up to 64MHz) input
48-TQFP and 32-QFN packages
FIGURE 1. XR16M2651 BLOCK DIAGRAM
PwrSave
A2:A0
D7:D0
IOR# (VCC)
IOW# (R/W#)
CSA# (CS#)
CSB# (A3)
INTA (IRQ#)
INTB (logic 0)
TXRDYA#
TXRDYB#
RXRDYA#
RXRDYB#
Reset (Reset#)
16/68#
CLKSEL
Intel or
Motorola
Data Bus
Interface
UART Channel A
UART
Regs
BRG
32 Byte TX FIFO
TX & RX
IR
ENDEC
32 Byte RX FIFO
UART Channel B
(same as Channel A)
Crystal Osc/Buffer
1.62 to 3.63V VCC
GND
TXA, RXA, DTRA#,
DSRA#, RTSA#,
CTSA#, CDA#, RIA#,
OP2A#
TXB, RXB, DTRB#,
DSRB#, RTSB#,
CTSB#, CDB#, RIB#,
OP2B#
XTAL1
XTAL2
Exar Corporation 48720 Kato Road, Fremont CA, 94538 (510) 668-7000 FAX (510) 668-7017 www.exar.com

1 page




XR16M2651 pdf
www.DataSheet4U.com
REV. 1.0.2
Pin Description
XR16M2651
HIGH PERFORMANCE DUART WITH 32-BYTE FIFO AND POWERSAVE FEATURE
NAME
OP2A#
TXB
RXB
RTSB#
CTSB#
DTRB#
DSRB#
CDB#
RIB#
OP2B#
32-QFN
PIN #
48-TQFP
PIN #
TYPE
DESCRIPTION
- 32 O Output Port 2 Channel A - The output state is defined by the user and through the
software setting of MCR[3]. INTA is set to the active mode and OP2A# output LOW
when MCR[3] is set to a logic 1. INTA is set to the three state mode and OP2A#
output HIGH when MCR[3] is set to a logic 0. See MCR[3]. If INTA is used, this out-
put should not be used as a general output else it will disturb the INTA output func-
tionality.
6 8 O UART channel B Transmit Data or infrared encoder data. Standard transmit and
receive interface is enabled when MCR[6] = 0. In this mode, the TX signal will be
HIGH during reset or idle (no data). Infrared IrDA transmit and receive interface is
enabled when MCR[6] = 1. In the Infrared mode, the inactive state (no data) for the
Infrared encoder/decoder interface is LOW. If it is not used, leave it unconnected.
3 4 I UART channel B Receive Data or infrared receive data. Normal receive data input
must idle HIGH. The infrared receiver pulses typically idles at logic 0 but can be
inverted by software control prior going in to the decoder, see MCR[6]. If this pin is
not used, tie it to VCC or pull it high via a 100k ohm resistor.
15 22 O UART channel B Request-to-Send (active low) or general purpose output. This port
must be asserted prior to using auto RTS flow control, see EFR[6], MCR[1], and
IER[6].
16 23 I UART channel B Clear-to-Send (active low) or general purpose input. It can be
used for auto CTS flow control, see EFR[7], and IER[7]. This input should be con-
nected to VCC when not used.
- 35 O UART channel B Data-Terminal-Ready (active low) or general purpose output. If it
is not used, leave it unconnected.
- 20 I UART channel B Data-Set-Ready (active low) or general purpose input. This input
should be connected to VCC when not used. This input has no effect on the UART.
- 16 I UART channel B Carrier-Detect (active low) or general purpose input. This input
should be connected to VCC when not used. This input has no effect on the UART.
- 21 I UART channel B Ring-Indicator (active low) or general purpose input. This input
should be connected to VCC when not used. This input has no effect on the UART.
- 9 O Output Port 2 Channel B - The output state is defined by the user and through the
software setting of MCR[3]. INTB is set to the active mode and OP2B# output LOW
when MCR[3] is set to a logic 1. INTB is set to the three state mode and OP2B#
output HIGH when MCR[3] is set to a logic 0. See MCR[3]. If INTB is used, this out-
put should not be used as a general output else it will disturb the INTB output func-
tionality.
ANCILLARY SIGNALS
XTAL1
10
13
XTAL2
11
14
I Crystal or external clock input.
O Crystal or buffered clock output.
PwrSave
9
12 I PowerSave (active high). This feature isolates the M2651’s data bus interface from
the host preventing other bus activities that cause higher power drain during sleep
mode. See Sleep Mode with Auto Wake-up and PowerSave Feature section for
details.
5

5 Page





XR16M2651 arduino
www.DataSheet4U.com
XR16M2651
REV. 1.0.2
HIGH PERFORMANCE DUART WITH 32-BYTE FIFO AND POWERSAVE FEATURE
2.7 Crystal Oscillator or External Clock Input
The M2651 includes an on-chip oscillator (XTAL1 and XTAL2) to produce a clock for both UART sections in the
device. The CPU data bus does not require this clock for bus operation. The crystal oscillator provides a
system clock to the Baud Rate Generators (BRG) section found in each of the UART. XTAL1 is the input to the
oscillator or external clock buffer input with XTAL2 pin being the output. For programming details, see
“Section 2.8, Programmable Baud Rate Generator with Fractional Divisor” on page 11.”
FIGURE 4. TYPICAL CRYSTAL CONNECTIONS
XTAL1
C1
22-47pF
XTAL2
R2
500K - 1M
R1
0-120
(Optional)
Y1
1.8432 MHz
to
24 MHz
C2
22-47pF
The on-chip oscillator is designed to use an industry standard microprocessor crystal (parallel resonant,
fundamental frequency with 10-22 pF capacitance load, ESR of 20-120 ohms and 100 ppm frequency
tolerance) connected externally between the XTAL1 and XTAL2 pins (see Figure 4). The programmable Baud
Rate Generator is capable of operating with a crystal oscillator frequency of up to 24 MHz. However, with an
external clock input on XTAL1 pin, it can extend its operation up to 64 MHz (16 Mbps serial data rate) at 3.3V
with an 4X sampling rate. For further reading on the oscillator circuit please see the Application Note DAN108
on the EXAR web site at http://www.exar.com.
2.8 Programmable Baud Rate Generator with Fractional Divisor
Each UART has its own Baud Rate Generator (BRG) with a prescaler for the transmitter and receiver. The
prescaler is controlled by a software bit in the MCR register. The MCR register bit-7 sets the prescaler to divide
the input crystal or external clock by 1 or 4. The output of the prescaler clocks to the BRG. The BRG further
divides this clock by a programmable divisor between 1 and (216 - 0.0625) in increments of 0.0625 (1/16) to
obtain a 16X or 8X or 4X sampling clock of the serial data rate. The sampling clock is used by the transmitter
for data bit shifting and receiver for data sampling. The BRG divisor (DLL, DLM and DLD registers) defaults to
the value of ’1’ (DLL = 0x01, DLM = 0x00 and DLD = 0x00) upon reset. Therefore, the BRG must be
programmed during initialization to the operating data rate. The DLL and DLM registers provide the integer part
of the divisor and the DLD register provides the fractional part of the dvisior. Only the four lower bits of the DLD
are implemented and they are used to select a value from 0 (for setting 0000) to 0.9375 or 15/16 (for setting
1111). Programming the Baud Rate Generator Registers DLL, DLM and DLD provides the capability for
selecting the operating data rate. Table 6 shows the standard data rates available with a 24MHz crystal or
external clock at 16X clock rate. If the pre-scaler is used (MCR bit-7 = 1), the output data rate will be 4 times
less than that shown in Table 6. At 8X sampling rate, these data rates would double and at 4X sampling rate,
they would quadruple. Also, when using 8X or 4X sampling mode, please note that the bit-time will have a jitter
11

11 Page







PáginasTotal 51 Páginas
PDF Descargar[ Datasheet XR16M2651.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
XR16M2650HIGH PERFORMANCE LOW VOLTAGE DUARTExar Corporation
Exar Corporation
XR16M2651HIGH PERFORMANCE DUARTExar Corporation
Exar Corporation

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar