DataSheet.es    


PDF FS6370-01 Data sheet ( Hoja de datos )

Número de pieza FS6370-01
Descripción EEPROM Programmable 3-PLL Clock Generator IC
Fabricantes AMI 
Logotipo AMI Logotipo



Hay una vista previa y un enlace de descarga de FS6370-01 (archivo pdf) en la parte inferior de esta página.


Total 25 Páginas

No Preview Available ! FS6370-01 Hoja de datos, Descripción, Manual

www.DataSheet4U.com
FS6370-01
EEPROM Programmable 3-PLL Clock Generator IC
1.0 Features
Just-in-time customization of clock frequencies via
internal non-volatile 128-bit serial EEPROM
I2Cä-bus serial interface
Three on-chip PLLs with programmable Reference
and Feedback Dividers
Four independently programmable muxes and post
dividers
Programmable power-down of all PLLs and output
clock drivers
Tristate outputs for board testing
One PLL and two mux/post-divider combinations
can be modified via SEL_CD input
5V to 3.3V operation
Accepts 5MHz to 27MHz crystal resonators
ROM-based device available for cost reduction mi-
gration path – contact your AMI sales representative
for more information
2.0 Description
The FS6370 is a CMOS clock generator IC designed to
minimize cost and component count in a variety of elec-
tronic systems. Three EEPROM-programmable phase-
locked loops (PLLs) driving four programmable muxes
and post dividers provide a high degree of flexibility.
An internal EEPROM permits just-in-time factory pro-
gramming of devices for end user requirements.
Figure 1: Pin Configuration
VSS 1
SEL_CD 2
PD/SCL 3
VSS 4
XIN 5
XOUT 6
OE/SDA 7
VDD 8
16 VDD
15 CLK_A
14 VDD
13 CLK_B
12 CLK_C
11 VSS
10 CLK_D
9 MODE
16-pin (0.150”) SOIC
Figure 2: Block Diagram
XIN
XOUT
Reference
Oscillator
MODE
PD/SCL
OE/SDA
Power Down
Control
I2C-bus
Interface
EEPROM
PLL A
PLL B
PLL C
Mux A
Post
Divider A
Mux B
Post
Divider B
Mux C
Post
Divider C
CLK_A
CLK_B
CLK_C
SEL_CD
Mux D
Post
Divider D
CLK_D
FS6370
I2C is a licensed trademark of Philips Electronics, N.V. American Microsystems, Inc., reserves the right to change the detail specifications as may be required to permit improvements in the design of
its products.

1 page




FS6370-01 pdf
FS6370-01
EEPROM Programmable 3-PLL Clock Generator IC
5.0 Run Mode
If the MODE pin is set to a logic-high, the device enters
the Run Mode. The high state is latched (see MODE Pin).
The FS6370 then copies the stored EEPROM data into
its control registers and begins normal operation based
on that data when the self-load is complete.
The self-load process takes about 89,000 clocks of the
crystal oscillator. During the self-load time, all clock out-
puts are held low. At a reference frequency of 27MHz,
the self-load takes about 3.3ms to complete.
If the EEPROM is empty (all zeros), the crystal reference
frequency provides the clock for all four outputs.
No external programming access to the FS6370 is possi-
ble in Run Mode. The dual-function PD/SCL and OE/SDA
pins become a power-down (PD) and output enable (OE)
control, respectively.
5.1 Power-Down and Output Enable
A logic-high on the PD/SCL pin powers down only those
portions of the FS6370 which have their respective
power-down control bits enabled. Note that the PD/SCL
pin has an internal pull-up.
When a Post Divider is powered down, the associated
output driver is forced low. When all PLLs and Post Di-
viders are powered down the crystal oscillator is also
powered down. The XIN pin is forced low, and the XOUT
pin is pulled high.
A logic-low on the OE/SDA pin tristates all output clocks.
Note that this pin has an internal pull-up.
6.0 Program Mode
If the MODE pin is logic-low, the device enters the Pro-
gram Mode. All internal registers are cleared to zero, de-
livering the crystal frequency to all outputs. The device
allows programming of either the internal 128-bit
EEPROM or the on-chip control registers via I2C control
over the PD/SCL and OE/SDA pins. The EEPROM and
the FS6370 act as two separate parallel devices on the
same on-chip I2C-bus. Choosing either the EEPROM or
the device control registers is done via the I2C device
address.
The dual-function PD/SCL and OE/SDA pins become the
serial data I/O (SDA) and serial clock input (SCL) for
normal I2C communications. Note that power-down and
output enable control via the PD/SCL and OE/SDA pins
is not available.
6.1 EEPROM Programming
Data must be loaded into the EEPROM in a most-
significant-bit (MSB) to least-significant-bit (LSB) order.
The register map of the EEPROM is noted in Table 3.
The device address of the EEPROM is:
A6 A5 A4 A3 A2 A1 A0
1 0 1 0XXX
6.1.1 Write Operation
The EEPROM can only be written to with the Random
Register Write Procedure (see Page 8). The procedure
consists of the device address, the register address, a
R/W bit, and one byte of data.
Following the STOP condition, the EEPROM initiates its
internally timed 4ms write cycle, and commits the data
byte to memory. No acknowledge signals are generated
during the EEPROM internal write cycle.
If a stop bit is transmitted before the entire write com-
mand sequence is complete, then the command is
aborted and no data is written to memory.
If more than eight bits are transmitted before the stop bit
is sent, then the EEPROM will clear the previously loaded
data byte and will begin loading the data buffer again.
6.1.2 Acknowledge Polling
The EEPROM does not acknowledge while it internally
commits data to memory. This feature can be used to
increase data throughput by determining when the inter-
nal write cycle is complete.
The process is to initiate the Random Register Write Pro-
cedure with a START condition, the EEPROM device
address, and the write command bit (R/W=0). If the
EEPROM has completed its internal 4ms write cycle, the
EEPROM will acknowledge on the next clock, and the
write command can continue.
If the EEPROM has not completed the internal 4ms write
cycle, the Random Register Write Procedure must be
restarted by sending the START condition, device ad-
dress, and R/W bit. This sequence must be repeated until
the EEPROM acknowledges.
6.1.3 Read Operation
The EEPROM supports both the Random Register Read
Procedure and the Sequential Register Read Procedure
(both are outlined on Page 8).
5

5 Page





FS6370-01 arduino
FS6370-01
EEPROM Programmable 3-PLL Clock Generator IC
Table 5: Power-Down Bits, continued
NAME
PDPOST_A
(Bit 120)
PDPOST_B
(Bit 121)
PDPOSTC
(Bit 122)
PDPOSTD
(Bit 123)
DESCRIPTION
Power-Down POST divider A
Bit = 0
Power On
Bit = 1
Power Off
Power-Down POST divider B
Bit = 0
Power On
Bit = 1
Power Off
Power-Down POST divider C
Bit = 0
Power On
Bit = 1
Power Off
Power-Down POST divider D
Bit = 0
Power On
Bit = 1
Power Off
Table 6: Divider Control Bits
NAME
DESCRIPTION
REFDIV_A[7:0]
(Bits 7-0)
REFDIV_B[7:0]
(Bits 31-24)
REFDIV_C1[7:0]
(Bits 55-48)
REFDIV_C2[7:0]
(Bits 79-72)
FBKDIV_A[10:0]
(Bits 18-8)
REFerence DIVider A (NR)
REFerence DIVider B (NR)
REFerence DIVider C1 (NR)
selected when the SEL_CD pin = 0
REFerence DIVider C2 (NR)
selected when the SEL_CD pin = 1
FeedBacK DIVider A (NF)
FBKDIV_A[2:0]
A-Counter Value
FBKDIV_A[10:3] M-Counter Value
FBKDIV_B[10:0]
(Bits 42-32)
FeedBacK DIVider B (NF)
FBKDIV_B[2:0]
A-Counter Value
FBKDIV_B[10:3] M-Counter Value
FBKDIV_C1[10:0]
(Bits 66-56)
FeedBacK DIVider C1 (NF)
selected when the SEL_CD pin = 0
FBKDIV_C1[2:0] A-Counter Value
FBKDIV_C1[10:3] M-Counter Value
FBKDIV_C2[10:0]
(Bits 90-80)
FeedBacK DIVider C2 (NF)
selected when the SEL_CD pin = 1
FBKDIV_C2[2:0] A-Counter Value
FBKDIV_C2[10:3] M-Counter Value
Table 7: Post Divider Control Bits
NAME
POST_A[3:0]
(Bits 99-96)
POST_B[3:0]
(Bits 103-100)
POST_C1[3:0]
(Bits 107-104)
POST_C2[3:0]
(Bits 115-112)
POST_D1[3:0]
(Bits 111-108)
POST_D2[3:0]
(Bits 119-116)
DESCRIPTION
POST divider A (see Table 8)
POST divider B (see Table 8)
POST divider C1 (see Table 8)
selected when the SEL_CD pin = 0
POST divider C2 (see Table 8)
selected when the SEL_CD pin = 1
POST divider D1 (see Table 8)
selected when the SEL_CD pin = 0
POST divider D2 (see Table 8)
selected when the SEL_CD pin = 1
Table 8: Post Divider Modulus
BIT [3]
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
BIT [2]
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
BIT [1]
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
BIT [0]
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
DIVIDE BY
1
2
3
4
5
6
8
9
10
12
15
16
18
20
25
50
11

11 Page







PáginasTotal 25 Páginas
PDF Descargar[ Datasheet FS6370-01.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
FS6370-01EEPROM Programmable 3-PLL Clock Generator ICAMI
AMI

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar