DataSheet.es    


PDF ICS853006 Data sheet ( Hoja de datos )

Número de pieza ICS853006
Descripción LVPECL/ECL FANOUT BUFFER
Fabricantes ICST 
Logotipo ICST Logotipo



Hay una vista previa y un enlace de descarga de ICS853006 (archivo pdf) en la parte inferior de esta página.


Total 16 Páginas

No Preview Available ! ICS853006 Hoja de datos, Descripción, Manual

www.DataSheet4U.com
Integrated
Circuit
Systems, Inc.
ICS853006
LOW SKEW, 1-TO-6
DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER
GENERAL DESCRIPTION
ICS
The ICS853006 is a low skew, high performance
1-to-6 Differential-to-2.5V/3.3V LVPECL/ECL
HiPerClockS™ Fanout Buffer and a member of the HiPerClockS™
family of High Performance Clock Solutions from
ICS. The ICS853006 is characterized to operate
from a 2.5V or a 3.3V power supply. Guaranteed output and
part-to-part skew characteristics make the ICS853006 ideal
for those applications demanding well defined performance
and repeatability.
FEATURES
6 differential LVPECL outputs
1 differential PCLK, nPCLK input pair
PCLK, nPCLK pair can accept the following
differential input levels: LVPECL, LVDS, CML, SSTL
Maximum output frequency: > 2GHz
Output skew: 30ps (maximum)
Part-to-part skew: 150ps (maximum)
Propagation delay: 510ps (maximum)
LVPECL mode operating voltage supply range:
VCC = 2.375V to 3.465V, VEE = 0V
ECL mode operating voltage supply range:
VCC = 0V, VEE = -2.375V to -3.465V
-40°C to 85°C ambient operating temperature
BLOCK DIAGRAM
PCLK
nPCLK
VBB
PIN ASSIGNMENT
Q0
nQ0
Q1
nQ1
Q2
nQ2
Q3
nQ3
VCC 1
20 VCC
nQ0 2 19 Q5
Q0 3 18 nQ5
nQ1 4 17 Q4
Q1 5 16 nQ4
nQ2 6 15 Q3
Q2 7 14 nQ3
VCC 8
13 VCC
PCLK 9
1 2 VEE
nPCLK 10 11 VBB
Q4
nQ4
ICS853006
20-Lead TSSOP
Q5 6.5mm x 4.4mm x 0.92mm package body
nQ5 G Package
Top View
853006AG
www.icst.com/products/hiperclocks.html
1
REV. A AUGUST 18, 2004

1 page




ICS853006 pdf
Integrated
Circuit
Systems, Inc.
ICS853006
LOW SKEW, 1-TO-6
DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER
TABLE 5. AC CHARACTERISTICS, VCC = 0V; VEE = -2.375V TO -3.465V OR VCC = 2.375 TO 3.465V; VEE = 0V
Symbol Parameter
-40°C
25°C
85°C
Min Typ Max Min Typ Max Min Typ Max
fMAX
tPD
tsk(o)
Output Frequency
Propagation Delay; NOTE 1
Output Skew; NOTE 2, 4
>2 >2 >2
340 400 460 350 410 470 390 450 510
15 27
15 27
17 30
tsk(pp) Part-to-Part Skew; NOTE 3, 4
150 150
tjit
Buffer Additive Phase Jitter, RMS;
refer to Additive Phase Jitter section
0.03
0.03
0.03
t /t Output Rise/Fall Time 20% to 80% 95 150 205 95 150 205 95 150
RF
All parameters are measured 1GHz unless otherwise noted.
NOTE 1: Measured from the differential input crossing point to the differential output crossing point.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at the output differential cross points.
NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages
and with equal load conditions. Using the same type of inputs on each device, the outputs are measured
at the differential cross points.
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.
150
205
Units
GHz
ps
ps
ps
ps
ps
853006AG
www.icst.com/products/hiperclocks.html
5
REV. A AUGUST 18, 2004

5 Page





ICS853006 arduino
Integrated
Circuit
Systems, Inc.
ICS853006
LOW SKEW, 1-TO-6
DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER
SCHEMATIC EXAMPLE
Figure 5 shows a schematic example of ICS853006. The
ICS853006 input can accept various types of differential input
signal. In this example, the inputs are driven by an LVPECL driv-
ers. For the ICS853006 LVPECL output driver, an example of
LVPECL driver termination approach is shown in this schematic.
Additional LVPECL driver termination approaches are shown in
the LVPECL Termination Application Note. It is recommended
at least one decoupling capacitor per power pin.The decoupling
capacitors should be physically located near the power pins.
For ICS853006, the unused output can be left floating.
Zo = 50
Zo = 50
3.3V
3.3V
Zo = 50
Zo = 50
3.3V LVPECL
R9
50
C7(Optional)
0.1u
R10
50
R11
50
U1
1
2
3
4
5
VCC
nQ0
Q0
nQ1
6
7
8
9
Q1
nQ2
Q2
VCC
10 PCLK
nPCLK
ICS853006
VCC
Q5
nQ5
Q4
nQ4
Q3
nQ3
VCC
VEE
VBB
20
19
18
17
16
15
14
13
12
11
3.3V
Zo = 50
Zo = 50
(U1, 1)
(U1, 8)
3.3V
(U1, 13)
(U1, 20)
C1
0.1u
C2
0.1u
C3
0.1u
C4
0.1u
+
-
R2 R1
50 50
R3 C5 (Optional)
50 0.1u
+
-
R5 R4
50 50
R6 C6 (Optional)
50 0.1u
FIGURE 5. ICS853006 LVPECL CLOCK OUTPUT BUFFER SCHEMATIC EXAMPLE
853006AG
www.icst.com/products/hiperclocks.html
11
REV. A AUGUST 18, 2004

11 Page







PáginasTotal 16 Páginas
PDF Descargar[ Datasheet ICS853006.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
ICS853001LVPECL/ECL BUFFERICST
ICST
ICS853006LVPECL/ECL FANOUT BUFFERICST
ICST

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar