DataSheet.es    


PDF MA2901 Data sheet ( Hoja de datos )

Número de pieza MA2901
Descripción RADIATION HARD 4-BIT MICROPROCESSOR SLICE
Fabricantes Zarlink Semiconductor 
Logotipo Zarlink Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de MA2901 (archivo pdf) en la parte inferior de esta página.


Total 13 Páginas

No Preview Available ! MA2901 Hoja de datos, Descripción, Manual

www.DataSheet4U.com
This product is obsolete.
This information is available for your
convenience only.
For more information on
Zarlink’s obsolete products and
replacement product lists, please visit
http://products.zarlink.com/obsolete_products/

1 page




MA2901 pdf
MA2901
In the shift up mode, the RAM3 buffer is enabled and the
RAM0 multiplexer input is enabled. Likewise, in the shift down
mode, the RAM0 buffer and RAM3 input are enabled. In the no-
shift mode, both buffers are in the high-impedance state and
the multiplexer inputs are not selected. The shifter is controlled
from the I6, I7 and I8 microinstruction inputs as defined in Figure
4.
Similarly, the Q register is driven from a 3-input
multiplexer. In the non-shift mode, the multiplexer enters the
ALU data into the Q register. In either the shift-up or shift-down
mode, the multiplexer selects the Q register data appropriately
shifted up or down. The Q shifter also has two ports; one is
labeled Q0 and the other is Q3. The operation of these two
ports is similar to the RAM shifter and is also controlled from I6,
I7 and I8 as shown in Figure 4.
The clock input shown in Figure 1 controls the RAM, the Q
resister and the A and B data latches. When enabled, data is
clocked into the Q register on the LOW-to-HlGH transition of
the clock. When the clock input is HIGH, the A and B latches
are open and will pass whatever data is present at the RAM
outputs. When the clock input is LOW, the latches are closed
and will retain the last data entered. If the RAM-EN is enabled
new data will be written into the RAM file (word) defined by the
B address field when the clock input is LOW.
SOURCE OPERANDS & ALU FUNCTION
Any one of eight source operand pairs can be selected by
instruction inputs lo, l1 and I2 for use by the ALU; instruction
inputs I3, I4, and I5 then control function selection for the ALU -
five logic and three arithmetic functions. In the arithmetic
mode, the carry input (Cn) also affects the ALU functions; the
carry input has no effect on the ‘F’ result in the logic mode.
These control parameters (I6 - l0 and Cn) are summarised in
Figure 5 to completely define the ALU/source operand
functions.
The ALU functions can also be examined on a task basis:
that is, add, subtract, AND, OR, and so on. Again, in the
arithmetic mode, the carry input still affects the result, whereas
in the logic mode it will not. Figures 6 and 7, respectively,
define the various logic and arithmetic functions of the ALU;
both carry states (Cn = 0 / Cn = 1) are defined in the function
matrices.
Microcode
RAM Function Q-Reg Function
Y
RAM Shifter
Q Shifter
Octal
Output
I8 I7 I6 Code Shift Load Shift Load
RAM0 RAM3
LL L
0
X None None FQ F
X
X
Q0
X
Q3
X
LL H
1
X None
X
None
F
X
X
X
X
LHL
2 None FB
X
None
A
X
X
X
X
L H H 3 None FB
X
None
F
X
X
X
X
HL L
HL H
HH L
HH H
4 Down F/2B Q/2Q F
-
5 Down F/2B X
None
F
6 Up 2FB Up 2QQ F
7
Up 2FB
X
None
F
F0 IN3 Q0 IN3
F0 IN3 Q0
X
IN0 F3 IN3 Q3
IN0 F3 X Q3
X = Don't Care. Electrically, the shift pin is a TTL input internally connected to a TRI-STATE output which is in the high-impedance state.
B = Register addressed by 8 inputs. Up is towards MSB, Down is towards LSB.
Figure 4: ALU Destination Control
I 2,1,0O c t a l
0
ALU Source
Octal
/ALU
A,Q
I 5,4,3
Function
Cn=L
A+Q
0 R plus S
Cn=H
A+Q+1
Cn=L
Q-A-1
1 S minus R
Cn=H
Q-A
Cn=L
A-Q-1
2 R minus S
Cn=H
A-Q
3
R or S
AVQ
4
R and S
AΛ Q
5
RN and S
AN Λ Q
6 R EX-OR S A Q
7 R EX NOR S AN QN
+ = plus; - = minus; V = OR; Λ = AND; = EX-OR
1
A,B
A+B
A+B+1
B-A-1
B-A
A-B-1
A-B
AVB
AΛ B
AN Λ B
AB
AN BN
2
0,Q
Q
Q +1
Q -1
Q
-Q-1
-Q
Q
0
Q
Q
Q
3
0,B
B
B+1
B-1
B
-B-1
-B
B
0
B
B
B
4
0,A
A
A+1
A-1
A
-A-1
-A
A
0
A
A
A
Figure 5: Source Operand and ALU Function Matrix
4
56
D,A D,Q
D+A
D+Q
D+A+1 D+Q+1
A - D1 Q - D - 1
A-D
D - A -1
Q-D
D-Q-1
D-A
DV A
DΛ A
DN Λ A
DA
DN AN
D-Q
DV Q
DΛ Q
DN Λ Q
DQ
DN QN
7
D,0
D
D+1
-D - 1
-D
D-1
D
D
0
0
D
DN

5 Page





MA2901 arduino
MA2901
Ref
A
b
c
D
E
E1
E2
E3
e
L
L1
Q
S
S1
XG136
Millimetres
Min.
Max.
1.75 2.49
0.43 0.53
0.15 0.25
26.67
27.69
15.75
16.76
- 17.27
13.21
-
0.76 -
1.14 1.40
7.87 9.40
32.51
34.54
0.76 1.52
- 1.14
0.13 -
Inches
Min.
Max.
0.070
0.098
0.017
0.023
0.006
0.010
1.050
1.080
0.620
0.660
- 0.630
0.520
-
0.030
-
0.045
0.055
0.310
0.370
1.250
1.360
0.030
0.060
- 0.045
0.005
-
I8 1
I7 2
RAM3 3
NC 4
RAM0 5
VCC 6
F=0 7
I0 8
I1 9
I2 10
CP 11
NC 12
Q3 13
B0 14
B1 15
B2 16
B3 17
Q0 18
D3 19
D2 20
D1 21
L1
e
H
42 I6
41 A0
40 A1
39 A2
38 A3
37 OE
36 Y3
35 Y2
34 Y1
33 Y0
32 P
31 OVR
30 Cn+4
29 G
28 F3
27 GND
26 Cn
25 I4
24 I5
23 I3
22 D0
S
b
A
Q
E3
E2
D
S1
Lc
E
E1
Figure 16: 42-Lead Flatpack (Solder Seal)
10

11 Page







PáginasTotal 13 Páginas
PDF Descargar[ Datasheet MA2901.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
MA2901RADIATION HARD 4-BIT MICROPROCESSOR SLICEZarlink Semiconductor
Zarlink Semiconductor
MA2909(MA2909 / MA2911) RADIATION HARD MICROPROGRAM SEQUENCERGec Plessey
Gec Plessey

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar